View HMS81C2012A_146956.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

www..com
MAGNACHIP SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS
HMS81C2012A HMS81C2020A
User's Manual (Ver. 2.00)
REVISION HISTORY
VERSION 2.00 (SEP. 2004) This book The company name, Hynix Semiconductor Inc. changed to MagnaChip. VERSION 1.02 (JUL. 2004) The operating temperature is extended to the industrial range.(-40C ~ +85C) Fixed some errata and typical characteristic graph. VERSION 1.01 (MAR. 2000) Fixed some errata.
Version 2.00 Published by MCU Application Team 2004 MagnaChip semiconductor Inc. All right reserved. Additional information of this manual may be served by MagnaChip semiconductor offices in Korea or Distributors and Representatives. MagnaChip semiconductor reserves the right to make changes to any information here in at any time without notice. The information, diagrams and other data in this manual are correct and reliable; however, MagnaChip semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.
HMS81C2012A/2020A
Table of Contents
1. 1. OVERVIEW......................................................1 Description .........................................................1 Features .............................................................1 Development Tools ............................................2 Ordering Information ........................................2 2. 2. BLOCK DIAGRAM ..........................................3 3. 3. PIN ASSIGNMENT ..........................................4 4. 4. PACKAGE DIAGRAM .....................................6 5. 5. PIN FUNCTION................................................8 6. 6. PORT STRUCTURES....................................11 7. 7. ELECTRICAL CHARACTERISTICS .............14 Absolute Maximum Ratings .............................14 Recommended Operating Conditions ..............14 A/D Converter Characteristics .........................14 DC Electrical Characteristics for Standard Pins(5V) ...........................................................15 DC Electrical Characteristics for High-Voltage Pins ..................................................................16 AC Characteristics ...........................................17 AC Characteristics ...........................................18 Typical Characteristics .....................................19 8. 8. MEMORY ORGANIZATION ..........................21 Registers ..........................................................21 Program Memory .............................................24 Data Memory ...................................................27 Addressing Mode .............................................31 9. 9. I/O PORTS .....................................................35 10. 10. BASIC INTERVAL TIMER.........................39 11. 11. WATCHDOG TIMER .................................41 12. 12. TIMER/EVENT COUNTER ........................44 8-bit Timer / Counter Mode ..............................46 16-bit Timer / Counter Mode ............................50 8-bit Compare Output (16-bit) ..........................51 8-bit Capture Mode ......................................... 51 16-bit Capture Mode ....................................... 54 PWM Mode ..................................................... 55 13. 13. ANALOG DIGITAL CONVERTER............ 58 14. 14. SERIAL PERIPHERAL INTERFACE ....... 61 Transmission/Receiving Timing ...................... 63 The method of Serial I/O ................................. 64 The Method to Test Correct Transmission ...... 64 15. 15. BUZZER FUNCTION ................................ 65 16. 16. INTERRUPTS ........................................... 67 Interrupt Sequence .......................................... 69 Multi Interrupt .................................................. 71 External Interrupt ............................................. 72 17. 17. Power Saving Mode ................................ 74 Operating Mode .............................................. 75 Stop Mode ....................................................... 76 Wake-up Timer Mode ...................................... 77 Internal RC-Oscillated Watchdog Timer Mode 78 Minimizing Current Consumption .................... 79 18. 18. OSCILLATOR CIRCUIT ........................... 81 19. 19. RESET ...................................................... 82 External Reset Input ........................................ 82 Watchdog Timer Reset ................................... 82 20. 20. POWER FAIL PROCESSOR.................... 83 21. 21. OTP PROGRAMMING.............................. 85 DEVICE CONFIGURATION AREA ................. 85 22. A. CONTROL REGISTER LIST......................... i 23. B. INSTRUCTION ............................................ iii Terminology List ................................................ iii Instruction Map ..................................................iv Instruction Set ....................................................v 24. C. MASK ORDER SHEET ............................... xi
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
HMS81C2012A/HMS81C2020A
CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
1. OVERVIEW
1.1 Description
The HMS81C2012A and HMS81C2020Aare advanced CMOS 8-bit microcontroller with 12K/20K bytes of ROM. These are a powerful microcontroller which provides a highly flexible and cost effective solution to many VFD applications. These provide the following standard features: 12K/20K bytes of ROM, 448 bytes of RAM, 8-bit timer/counter, 8-bit A/D converter, 10-bit High Speed PWM Output, Programmable Buzzer Driving Port, 8-bit Basic Interval Timer, 7-bit Watch dog Timer, Serial Peripheral Interface, on-chip oscillator and clock circuitry. They also come with high voltage I/O pins that can directly drive a VFD (Vacuum Fluorescent Display). In addition, the HMS81C2012A and HMS81C2020A support power saving modes to reduce power consumption.
Device name HMS81C2012A HMS81C2020A ROM Size 12K bytes 20K bytes RAM Size 448 bytes OTP GMS87C2020 Package 64SDIP, 64MQFP, 64LQFP
1.2 Features
* 20K/12K bytes ROM(EPROM) * 448 Bytes of On-Chip Data RAM (Including STACK Area) * Minimum Instruction Execution time: - 1uS at 4MHz (2cycle NOP Instruction) * One 8-bit Basic Interval Timer * One 7-bit Watch Dog Timer * Two 8-bit Timer/Counters * 10-bit High Speed PWM Output * One 8-bit Serial Peripheral Interface * Two External Interrupt Ports * One Programmable 6-bit Buzzer Driving Port * 57 I/O Lines - 56 Programmable I/O pins (Included 30 high-voltage pins Max. 40V) - 1 Input only pin (high-voltage pin) * Eight Interrupt Sources - Two External Sources (INT0, INT1) - Two Timer/Counter Sources (Timer0, Timer1) - Four Functional Sources (SPI,ADC,WDT,BIT) * 12-Channel 8-bit On-Chip Analog to Digital Converter * Oscillator: - Crystal - Ceramic Resonator - External R Oscillator * Low Power Dissipation Modes - STOP mode - Wake-up Timer Mode - Standby Mode - Watch Mode - Sub-active Mode * Operating Voltage: 2.7V ~ 5.5V (@ 1M ~ 6MHz) 4.5V ~ 5.5V (@ 1M ~ 8MHz) * Sub-clock: 32.768KHz Crystal Oscillator * Enhanced EMS Improvement Power Fail Processor (Noise Immunity Circuit)
SEP. 2004 Ver 2.00
1
HMS81C2012A/2020A
1.3 Development Tools
The HMS81C20xxA are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr.TM and OTP programmers. There are third different type programmers such as emulator add-on board type, single type, gang type. For mode detail, Refer to "21. OTP PROGRAMMING" on page 86. Macro assembler operates under the MS-Windows 95/98TM. Please contact sales part of MagnaChip Semiconductor.
In Circuit Emulators Socket Adapter for OTP POD Assembler CHOICE-Dr. OA87C20XX-64SD (64SDIP) OA87C20XX-64QF (64MQFP) OA87C20XX-64QT (64LQFP) CHPOD81C20D-64SD (64SDIP) MagnaChip Macro Assembler
1.4 Ordering Information
Device name Mask version (After 2003 oct. product available) HMS81C2012A K HMS81C2012A Q HMS81C2012A LQ HMS81C2020A K HMS81C2020A Q HMS81C2020A LQ GMS87C2020 K GMS87C2020 Q GMS87C2020 LQ ROM Size 12K bytes 12K bytes 12K bytes 20K bytes 20K bytes 20K bytes 20K bytes OTP 20K bytes OTP 20K bytes OTP RAM size 448 bytes 448 bytes 448 bytes 448 bytes 448 bytes 448 bytes 448 bytes 448 bytes 448 bytes Package 64SDIP 64MQFP 64LQFP 64SDIP 64MQFP 64LQFP 64SDIP 64MQFP 64LQFP
OTP version (After 2003 oct. product available)
2
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
2. BLOCK DIAGRAM
ADC Power Supply AVDD AVSS
R07 R06 R05 R04 R03/BUZO R02/EC0 R01/INT1 R00/INT0
R10~R17
R20~R27
R30~R35
Vdisp/RA
Driver Buzzer
R0
R1
R2
R3
RA
PSW
ALU
A
X
Y
Stack Pointer
Data Memory (448 bytes)
PC
Interrupt Controller 8-bit Basic Interval Timer Watchdog Timer 8-bit Timer/ Counter 8-bit serial Interface 10-bit PWM 8-bit ADC
Program Memory Data Table
System controller System Clock Controller Sub System Clock Controller Timing generator Clock Generator
PC
R4
R5
R6
R7
R40 / T0O R41 R42 R43
Power Supply
R50 R51 R52 R53 / SCLK R54 / SIN R55 / SOUT R56 / PWM1O/T1O R57
R60 / AN0 R61 / AN1 R62 / AN2 R63 / AN3 R64 / AN4 R65 / AN5 R66 / AN6 R67 / AN7
R70 / AN8 R71 / AN9 R72 / AN10 R73 / AN11
XOUT
RESET
SXOUT
High Voltage Port
SEP. 2004 Ver 2.00
SXIN
VDD VSS
XIN
3
HMS81C2012A/2020A
3. PIN ASSIGNMENT
64SDIP
T0O R40 R41 R42 R43 R50 R51 R52 R53 R54 R55 R56 R57 RESET XI XO VSS R74 R75 AVSS R60 R61 R62 R63 R64 R65 R66 R67 R70 R71 R72 R73 AVDD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 RA R35 R34 R33 R32 R31 R30 R27 R26 R25 R24 R23 R22 R21 R20 R17 R16 R15 R14 R13 R12 R11 R10 R07 R06 R05 R04 R03 R02 R01 R00 VDD Vdisp
SCLK SIN SOUT PWM1O/T1O
HMS81C2012A/20
SXIN SXOUT AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN9 AN10 AN11
BUZO EC0 INT1 INT0
64MQFP
R27 R26 R25 R24 R23 R22 R21 R20 R17 R16 R15 R14 R13 R12 R11 R10 R07 R06 R05 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
Vdisp T0O
High Voltage Port
4
SCLK SIN SOUT PWM1O/T1O
R52 R53 R54 R55 R56 R57 RESET XI XO VSS SXI R74 SXO R75 AVSS AN0 R60 AN1 R61 AN2 R62 AN3 R63 AN4 R64 AN5 R65
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
R30 R31 R32 R33 R34 R35 RA R40 R41 R42 R43 R50 R51
52 53 54 55 56 57 58 59 60 61 62 63 64
HMS81C2012A/20
32 31 30 29 28 27 26 25 24 23 22 21 20
R04 R03 R02 R01 R00 VDD AVDD R73 R72 R71 R70 R67 R66
BUZO EC0 INT1 INT0 AN11 AN10 AN9 AN8 AN7 AN6
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
64LQFP
R26 R25 R24 R23 R22 R21 R20 R17 R16 R15 R14 R13 R12 R11 R10 R07 R27 R30 R31 R32 R33 R34 R35 RA R40 R41 R42 R43 R50 R51 R52 R53 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
Vdisp T0O
HMS81C2012A/20
SCLK
R06 R05 R04 R03 R02 R01 R00 VDD AVDD R73 R72 R71 R70 R67 R66 R65
BUZO EC0 INT1 INT0 AN11 AN10 AN9 AN8 AN7 AN6 AN5
High Voltage Port
SEP. 2004 Ver 2.00
SIN SOUT PWM1O/T1O
R54 R55 R56 R57 RESET XIN XOUT VSS R74 SXIN R75 SXOUT AVSS R60 AN0 R61 AN1 R62 AN2 R63 AN3 R64 AN4
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
5
HMS81C2012A/2020A
4. PACKAGE DIAGRAM
64SDIP
UNIT: INCH
2.280 2.260 0.205 max. min. 0.015 0.750 BSC 0.680 0.660
0.022 0.016
0.050 0.030
0.070 BSC
0.140 0.120
0-15
0.012 0.008
64MQFP
24.15 23.65 20.10 19.90
UNIT: MM
18.15 17.65 14.10 13.90
0-7 SEE DETAIL "A" 1.03 0.73 1.95 REF 0.50 0.35 1.00 BSC DETAIL "A" 0.36 0.10
3.18 max.
6
SEP. 2004 Ver 2.00
0.23 0.13
HMS81C2012A/2020A
64LQFP
12.00 BSC 10.00 BSC
UNIT: MM
12.00 BSC
10.00 BSC
1.45 1.35
0-7 SEE DETAIL "A" 0.15 0.05 0.75 0.45 1.00 REF DETAIL "A"
1.60 max. 0.38 0.22 0.50 BSC
SEP. 2004 Ver 2.00
7
HMS81C2012A/2020A
5. PIN FUNCTION
VDD: Supply voltage. VSS: Circuit ground. AVDD: Supply voltage to the ladder resistor of ADC circuit. To enhance the resolution of analog to digital converter, use independent power source as well as possible, other than digital power source. AVSS: ADC circuit ground. RESET: Reset the MCU. XIN: Input to the inverting oscillator amplifier and input to the internal clock operating circuit. XOUT: Output from the inverting oscillator amplifier. RA(Vdisp): RA is one-bit high-voltage input only port pin. In addition, RA serves the functions of the Vdisp special features. Vdisp is used as a high-voltage input power supply pin when selected by the mask option.
Port pin RA Alternate function
tions of the following special features.
Port pin R40 Alternate function T0O (Timer/Counter 0 output)
R50~R57: R5 is an 8-bit CMOS bidirectional I/O port. R5 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. In addition, R5 serves the functions of the various following special features.
Port pin R53 R54 R55 R56 Alternate function SCLK (Serial clock) SIN (Serial data input) SOUT (Serial data output) PWM1O (PWM1 Output) T1O (Timer/Counter 1 output)
Vdisp (High-voltage input power supply)
R60~R67: R6 is an 8-bit CMOS bidirectional I/O port. R6 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. In addition, R6 is shared with the ADC input.
Port pin R60 R61 R62 R63 R64 R66 R66 R67 Alternate function AN0 (Analog Input 0) AN1 (Analog Input 1) AN2 (Analog Input 2) AN3 (Analog Input 3) AN4 (Analog Input 4) AN5 (Analog Input 5) AN6 (Analog Input 6) AN7 (Analog Input 7)
R00~R07: R0 is an 8-bit high-voltage CMOS bidirectional I/O port. R0 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. In addition, R0 serves the functions of the various following special features.
Port pin R00 R01 R02 R03 Alternate function INT0 (External interrupt 0) INT1 (External interrupt 1) EC0 (Event counter input) BUZO (Buzzer driver output)
R10~R17: R1 is an 8-bit high-voltage CMOS bidirectional I/O port. R1 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. R20~R27: R2 is an 8-bit high-voltage CMOS bidirectional I/O port. R2 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. R30~R35: R3 is a 6-bit high-voltage CMOS bidirectional I/O port. R3 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. R40~R43: R4 is a 4-bit CMOS bidirectional I/O port. R4 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. In addition, R4 serves the func-
R70~R73: R7 is a 4-bit CMOS bidirectional I/O port. R6 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. In addition, R7 is shared with the ADC input.
Port pin R70 R71 R72 R73 Alternate function AN8 (Analog Input 8) AN9 (Analog Input 9) AN10 (Analog Input 10) AN11 (Analog Input 11)
SXIN: Input to the internal subsystem clock operating circuit. In addition, SXIN serves the R74 pin when selected by the code option. *R74 has a Pull-up circuit. SXOUT: Output from the inverting subsystem oscillator amplifier. In addition, SXOUT serves the R75 pin when
8
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
selected by the code option. *R75 has a Pull-up circuit.
Port pin SXI SXO Alternate function
R74(Included Internal Pull-up Resister) R75(Included Internal Pull-up Resister)
SEP. 2004 Ver 2.00
9
HMS81C2012A/2020A
PIN NAME VDD VSS RA (Vdisp) RESET XIN XOUT SXIN(R74) SXOUT(R75) R00 (INT0) R01 (INT1) R02 (EC0) R03 (BUZO) R04~R07 R10~R17 R20~R27 R30~R35 R40 (T0O) R41~R43 R50~R52 R53 (SCLK) R54 (SIN) R55 (SOUT) R56 (PWM1O/T1O) R57 R60~R67 (AN0~AN7) R70~R73 (AN8~AN11) AVDD AVSS VDD VSS
In/Out I(I) I I O I O I/O (I) I/O (I) I/O (I) I/O (O) I/O I/O I/O I/O I/O (O) I/O I/O I/O (I/O) I/O (I) I/O (O) I/O (O) I/O I/O (I) I/O (I) Supply voltage Circuit ground
Function Basic Alternate
1-bit high-voltage Input only port Reset signal input Oscillation input Oscillation output Sub Oscillation input Sub Oscillation output
High-voltage input power supply pin
General I/O ports
External interrupt 0 input External interrupt 1 input
8-bit high-voltage I/O ports
Timer/Counter 0 external input Buzzer driving output
8-bit high-voltage I/O ports 8-bit high-voltage I/O ports 6-bit high-voltage I/O ports 4-bit general I/O ports Timer/Counter 0 output
Serial clock source Serial data input 8-bit general I/O ports Serial data output PWM 1 pulse output /Timer/Counter 1 output 8-bit general I/O ports 4-bit general I/O ports Supply voltage input pin for ADC Ground level input pin for ADC Supply voltage Circuit ground Analog voltage input
Table 5-1 HMS81C2020A Port Function Description
10
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
6. PORT STRUCTURES
R41~R43, R50~R52, R57
VDD Pull-up Tr. VDD Data Reg. Data Reg. Data Bus Dir. Reg. VSS Pin Data Bus Direction Reg. VSS Pin Mask Option SCLK Output
MUX
R53/SCLK
Selection N-MOS Open Drain Select VDD Pull-up Tr. VDD Mask Option
Rd
Rd
R00/INT0, R01/INT1, R02/EC0
Selection Data Reg. Mask Option VDD SCLK Input
R54/SIN
Pin N-MOS Open Drain Select Vdisp Data Reg. VDD Selection VDD Pull-up Tr. Mask Option
Data Bus
Dir. Reg. Rd
EX) INT0 Alternate Function Data Bus
Direction Reg. Rd VSS
Pin
R40/T0O
VDD Selection Secondary Function
MUX
VDD
Pull-up Tr. Mask Option SIN Input
Data Reg. Direction Reg. VSS
Pin
Data Bus
Rd
SEP. 2004 Ver 2.00
11
HMS81C2012A/2020A
R55/SOUT
Selection N-MOS Open Drain Select SOUT output
MUX
RESET
VDD Pull-up Tr. Mask Option VDD RESET VDD OTP :disconnected Main :connected
Data Reg.
Data Bus
Direction Reg. IOSWB Rd VSS
Pin
VSS
SXIN, SXOUT
IOSWIN Input VDD SXOUT
RA/Vdisp
VDD SXIN Data bus Rd Vdisp Mask Option Stop Subclk Off
R04~R07, R10~R17, R20~R27, R30~R35
VDD Data Reg. Mask Option
XIN, XOUT
VDD Pin Stop Mainclk Off Vdisp
XOUT
Data Bus
Dir. Reg.
XIN
Rd
VSS
12
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
R74, R75
VDD Data Reg.
R60~R67/AN0~AN7, R70~R73/AN8~AN11
VDD Pull-up Tr. VDD Pin VDD Data Bus VSS Data Reg. Direction Reg. VSS Rd Rd Pin Mask Option
Data Bus
Dir. Reg.
R03/BUZO
Selection Secondary Function Data Reg. Data Bus Dir. Reg.
MUX
VDD
A/D Converter Analog Input Mode A/D Ch. Selection
Mask Option
Pin
Vdisp
Rd
R56/PWM1O/T1O
Selection N-MOS Open Drain Select SOUT output
MUX
VDD Pull-up Tr. VDD Mask Option
Data Reg.
Data Bus
Direction Reg. VSS Rd
Pin
SEP. 2004 Ver 2.00
13
HMS81C2012A/2020A
7. ELECTRICAL CHARACTERISTICS
7.1 Absolute Maximum Ratings
Supply voltage ............................................. -0.3 to +7.0 V Storage Temperature .................................... -40 to +85 C Voltage on Normal voltage pin with respect to Ground (VSS) ..............................................................-0.3 to VDD+0.3 V Voltage on High voltage pin with respect to Ground (VSS) ............................................................ -45V to VDD+0.3 V Maximum current out of VSS pin .......................... 150 mA Maximum current into VDD pin .............................. 80 mA Maximum current sunk by (IOL per I/O Pin) .......... 20 mA Maximum output current sourced by (IOH per I/O Pin) ................................................................................... 8 mA Maximum current (IOL) ...................................... 100 mA Maximum current (IOH)........................................ 50 mA
Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
7.2 Recommended Operating Conditions
Parameter Symbol Condition fXI = 4.5 MHz fXI = 8MHz VDD = 2.7V~5.5V VDD = 4.5V~5.5V Specifications Min. 2.7 4.5 1 1 -40 Max. 5.5 5.5 6 8 85 Unit V V MHz MHz
Supply Voltage
VDD
Operating Frequency Operating Temperature
fXIN TOPR
C
7.3 A/D Converter Characteristics
(TA=25C, VDD=5V, VSS=0V, AVDD=5.12V, AVSS=0V @fXIN =4MHz)
Parameter Analog Power Supply Input Voltage Range Analog Input Voltage Range Current Following Between AVDD and AVSS Overall Accuracy Non-Linearity Error Differential Non-Linearity Error Zero Offset Error Full Scale Error Gain Error Symbol AVDD VAN IAVDD CAIN NNLE NDNLE NZOE NFSE NNLE Condition Specifications Min. Typ.1 Max. AVDD AVDD+0.3 200 2 2 2 2 2 2 Unit V V uA LSB LSB LSB LSB LSB LSB
AVSS AVSS-0.3
-
14
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Parameter Conversion Time
Symbol TCONV
Condition fXIN=4MHz
Specifications Min. Typ.1 Max. 20
Unit us
1. Data in "Typ" column is at 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
SEP. 2004 Ver 2.00
15
HMS81C2012A/2020A
7.4 DC Electrical Characteristics for Standard Pins(5V)
(VDD = 5.0V 10%, VSS = 0V, TA = -40 ~ 85C, fXIN = 4 MHz, Vdisp = VDD-40V to VDD), Specification Min 0.9VDD 0.8VDD 0.7VDD External Clock -0.3 -0.3 -0.3 IOH = -0.5mA IOL = 1.6mA IOL = 10mA VDD-0.5 0.4 2 1 -1 50 100 2.7 fXIN=8MHz fXIN=4.5MHz fXIN=8MHz fXIN=4.5MHz fXIN = Off fSXIN=32.7KHz fXIN=Off fSXNI=32.7KHz fXIN=Off fSXIN=32.7KHz 0.4 8 R= 120K 1.5 2 30 2.5 10 8 4 3 100 20 10 180 Typ.1 Max VDD+0.3 VDD+0.3 VDD+0.3 0.1VDD 0.2VDD 0.3VDD V V V
Parameter XIN, SXIN Input High Voltage
Pin
Symbol VIH1 VIH2 VIH3 VIL1 VIL2 VIL3 VOH VOL1 VOL2 IIH1 IIL1 IPU VPFD IDD ISTBY ISUB IWTC ISTOP VT+~VTTRCWDT fRCOSC
Test Condition External Clock
Unit
RESET,SIN,R55,SCLK, INT0&1,EC0 R40~R43,R5,R6,R70~R73 XIN, SXIN
Input Low Voltage
RESET,SIN,R55,SCLK, INT0&1,EC0 R40~R43,R5,R6,R70~R73
Output High Voltage Output Low Voltage Input High Leakage Current Input Low Leakage Current Input Pull-up Current(*Option) Power Fail Detect Voltage Current dissipation in active mode Current dissipation in standby mode Current dissipation in sub-active mode Current dissipation in watch mode Current dissipation in stop mode Hysteresis Internal RC WDT Frequency RC Oscillation Frequency
R40~R43,R5,R6,R70~R73 BUZO,T0O,PWM1O/T1O, SCLK,SOUT R40~R43,R5,R6,R70~R73 BUZO,T0O,PWM1O/T1O, SCLK,SOUT R40~R43,R5,R6,R70~R73 R40~R43,R5,R6,R70~R73 R40~R43,R5,R6,R70~R73 VDD VDD VDD VDD VDD VDD RESET,SIN,R55,SCLK, INT0,INT1,EC0 XOUT XOUT
V uA uA uA V mA mA mA mA uA uA uA V KHz MHz
1. Data in "Typ." column is at 4.5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
16
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
7.5 DC Electrical Characteristics for High-Voltage Pins
(VDD = 5.0V 10%, VSS = 0V, TA = -40 ~ 85C, fXIN = 4 MHz, Vdisp = VDD-40V to VDD) Specification Min 0.7VDD VDD-40 IOH = -15mA IOH = -10mA IOH = - 4mA Vdisp = VDD-40 150K atVDD40 VIN=VDD-40V to VDD Vdisp=VDD-35V VIN=VDD 200 0.7VDD 600 VDD-3.0 VDD-2.0 VDD-1.0 VDD-37 VDD-37 20 1000 VDD+0.3 Typ.1 Max VDD+0.3 0.3VDD
Parameter Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Input High Leakage Current Input Pull-down Current(*Option) Input High Voltage
Pin R0,R1,R2,R30~R35,RA R0,R1,R2,R30~R35,RA R0,R1,R2,R30~R35
Symbol VIH VIL VOH
Test Condition
Unit V V V
R0,R1,R2,R30~R35
VOL
V
R0,R1,R2,R30~R35,RA R0,R1,R2,R30~R35 R0,R1,R2,R30~R35,RA
IIH IPD VIH
uA uA V
1. Data in "Typ." column is at 4.5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
SEP. 2004 Ver 2.00
17
HMS81C2012A/2020A
7.6 AC Characteristics
(TA=-40~ 85C, VDD=5V10%, VSS=0V)
Specifications Min. 1 80 2 8 Typ. Max. 8 20 20 20 -
Parameter Operating Frequency External Clock Pulse Width External Clock Transition Time Oscillation Stabilizing Time External Input Pulse Width External Input Pulse Transition Time RESET Input Width
Symbol fCP tCPW tRCP,tFCP tST tEPW tREP,tFEP tRST
Pins XIN XIN XIN XIN, XOUT INT0, INT1, EC0 INT0, INT1, EC0 RESET
Unit MHz nS nS mS tSYS nS tSYS
1/fCP
tCPW
tCPW VDD-0.5V
XI
tSYS tRCP tFCP
0.5V
tRST
RESETB
0.2VDD
INT0, INT1 EC0
tREP
tEPW
tEPW 0.8VDD 0.2VDD tFEP
Figure 7-1 Timing Chart
18
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
7.7 AC Characteristics
(TA=-40~+85C, VDD=5V10%, VSS=0V, fXIN=4MHz)
Specifications Min. 2tSYS+200 tSYS+70 100 200 tSYS+70 4tSYS tSYS-30 30 100 Typ. 16tSYS Max. 8 8 30 30 -
Parameter Serial Input Clock Pulse Serial Input Clock Pulse Width Serial Input Clock Pulse Transition Time SIN Input Pulse Transition Time SIN Input Setup Time (External SCLK) SIN Input Setup Time (Internal SCLK) SIN Input Hold Time Serial Output Clock Cycle Time Serial Output Clock Pulse Width Serial Output Clock Pulse Transition Time Serial Output Delay Time
Symbol tSCYC tSCKW tFSCK tRSCK tFSIN tRSIN tSUS tSUS tHS tSCYC tSCKW tFSCK tRSCK sOUT
Pins SCLK SCLK SCLK SIN SIN SIN SIN SCLK SCLK SCLK SOUT
Unit ns ns ns ns ns ns ns ns ns ns ns
tFSCK 0.8VDD 0.2VDD
tSCKW
tSCYC tRSCK
tSCKW
SCLK
tSUS
tHS 0.8VDD 0.2VDD
SIN
tDS tFSIN
tRSIN
SOUT
0.8VDD 0.2VDD
Figure 7-2 Serial I/O Timing Chart
SEP. 2004 Ver 2.00
19
HMS81C2012A/2020A
7.8 Typical Characteristics
This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.
In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.
The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3) and (mean - 3) respectively where is standard deviation
IOH (mA) VDD=5.0V Ta=-40C -20 -15 -10 -5 0 3.0
IOH-VOH
R40~R43, R5, R6, R70~R73 BUZO, T0O, PWM1O/T1O SCLK, SOUT pins
IOH (mA) VDD=5.0V Ta=25C -20 -15 -10 -5
IOH-VOH
IOH (mA) VDD=5.0V Ta=85C -20 -15 -10 -5 VOH 5.0 (V) 0 3.0
IOH-VOH
3.5
4.0
4.5
VOH 5.0 (V)
0 3.0 3.5 4.0 4.5
3.5
4.0
4.5
VOH 5.0 (V)
IOL (mA) VDD=5.0V Ta=-40C 40 30 20 10 0 0.5
IOL-VOL
R40~R43, R5, R6, R70~R73 BUZO, T0O, PWM1O/T1O SCLK, SOUT pins
IOL (mA) VDD=4.0V Ta=25C 40 30 20 10
IOL-VOL
IOL (mA) VDD=3.0V Ta=85C 40 30 20 10 VOL 2.5 (V) 0 0.5
IOL-VOL
1.0
1.5
2.0
VOL 2.5 (V)
0 0.5 1.0 1.5 2.0
1.0
1.5
2.0
VOL 2.5 (V)
IOH (mA) VDD=5.0V Ta=25C -16 -12 -8 -4 0 1.0
IOH-VOH
R0, R1, R2,RA R30~R35 pins
IOH (mA) VDD=4.0V Ta=25C -16 -12 -8 -4
IOH-VOH
IOH (mA) VDD=3.0V Ta=25C -16 -12 -8 -4 VOH 5.0 (V) 0 1.0
IOH-VOH
2.0
3.0
4.0
VOH 5.0 (V)
0 1.0 2.0 3.0 4.0
2.0
3.0
4.0
VOH 5.0 (V)
20
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
VIH1 (V) 4 3 2 1 0
VDD-VIH1
fXIN=4.5MHz Ta=25C
XIN, SXIN pins
VIH2 (V) 4 3 2 1
VDD-VIH2
fXIN=4.5MHz Ta=25C
RESET, R55, SIN, SCLK INT0, INT1, EC0 pins
VIH3 (V) 4 3 2 1
VDD-VIH3
fXIN=4.5MHz Ta=25C
R40~R43, R5 R6, R70~R73 pins
2
3
4
5
VDD 6 (V)
0 1 2 3 4 5
VDD 6 (V)
0 1 2 3 4 5
VDD 6 (V)
VIL1 (V) 4 3 2 1 0
VDD-VIL1
fXIN=4.5MHz Ta=25C
XIN, SXIN pins
VIL2 (V) 4 3 2 1
VDD-VIL2
fXIN=4.5MHz Ta=25C
RESET, R55, SIN, SCLK INT0, INT1, EC0 pins
VIL3 (V) 4 3 2 1
VDD-VIL3
fXIN=4.5MHz Ta=25C
R40~R43, R5 R6, R70~R73 pins
2
3
4
5
VDD 6 (V)
0 1 2 3 4 5
VDD 6 (V)
0 1 2 3 4 5
VDD 6 (V)
IDD (mA) 4.0 3.0 2.0 1.0 0
IDD-VDD
Ta=25C
Normal Operation
IDD (mA) 4.0 3.0
ISBY-VDD
Ta=25C
Stand-by Mode
IDD (A) 2.0 1.5 1.0
ISTOP-VDD
Stop Mode
fXIN = 4.5MHz
2.0 2.5MHz VDD 6 (V) fXIN = 4.5MHz 1.0 2.5MHz 0 2 3 4 5 VDD 6 (V)
85C 25C -20C VDD 6 (V)
0.5 0 2 3 4 5
2
3
4
5
SEP. 2004 Ver 2.00
21
HMS81C2012A/2020A
8. MEMORY ORGANIZATION
The HMS81C2012A and HMS81C2020A have separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up to 12K/20K bytes of Program memory. Data memory can be read and written to up to 448 bytes including the stack area.
8.1 Registers
This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.
A X Y SP PCH PCL PSW ACCUMULATOR X REGISTER Y REGISTER STACK POINTER PROGRAM COUNTER PROGRAM STATUS WORD Bit 15
Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost. The stack can be located at any position within 100H to 1FFH of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "FFH" is used.
Stack Address ( 100H ~ 1FEH ) 87 Bit 0 01H SP 00H~FFH Hardware fixed
Figure 8-1 Configuration of Registers
Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc. The Accumulator can be used as a 16-bit register with Y Register as shown below.
Y Y A Two 8-bit Registers can be used as a "YA" 16-bit Register A
Note: The Stack Pointer must be initialized by software because its value is undefined after RESET. Example: To initialize the SP LDX #0FFH TXSP ; SP FFH
Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PCH:0FFH, PCL:0FEH). Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag. [Carry flag C] This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction. [Zero flag Z] This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.
Figure 8-2 Configuration of YA 16-bit Register
X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators. Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be access (save or restore).
22
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
PSW NEGATIVE FLAG OVERFLOW FLAG SELECT DIRECT PAGE when G=1, page is selected to "page 1" BRK FLAG
MSB NVGBH
I
Z
LSB C RESET VALUE : 00H CARRY FLAG RECEIVES CARRY OUT ZERO FLAG INTERRUPT ENABLE FLAG HALF CARRY FLAG RECEIVES CARRY OUT FROM BIT 1 OF ADDITION OPERLANDS
Figure 8-3 PSW (Program Status Word) Register
[Interrupt disable flag I] This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction. [Half carry flag H] After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V). [Break flag B] This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address. [Direct page flag G]
This flag assigns RAM page for direct addressing mode. In the direct addressing mode, addressing area is from zero page 00H to 0FFH when this flag is "0". If it is set to "1", addressing area is assigned 100H to 1FFH. It is set by SETG instruction and cleared by CLRG. [Overflow flag V] This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds +127(7FH) or -128(80H). The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag. [Negative flag N] This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.
SEP. 2004 Ver 2.00
23
HMS81C2012A/2020A
At execution of a CALL/TCALL/PCALL Push down
At acceptance of interrupt
At execution of RET instruction
At execution of RET instruction
01FE 01FD 01FC 01FB
PCH PCL
01FE 01FD 01FC 01FB
PCH PCL PSW
Push down
01FE 01FD 01FC 01FB
PCH PCL
Pop up
01FE 01FD 01FC 01FB
PCH PCL PSW
Pop up
SP before execution SP after execution
01FE 01FC
01FE 01FB
01FC 01FE
01FB 01FE
At execution of PUSH instruction PUSH A (X,Y,PSW) 01FE 01FD 01FC 01FB A Push down
At execution of POP instruction POP A (X,Y,PSW) 01FE 01FD 01FC 01FB 01FEH A Pop up 0100H
Stack depth
SP before execution SP after execution
01FE 01FD
01FD 01FE
Figure 8-4 Stack Operation
24
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
8.2 Program Memory
A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 20K bytes program memory space only physically implemented. Accessing a location above FFFFH will cause a wrap-around to 0000H. Figure 8-5, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address FFFEH and FFFFH as shown in Figure 8-6. As shown in Figure 8-5, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program. Example: Usage of TCALL
LDA #5 TCALL 0FH : : ;1BYTE INSTRUCTION ;INSTEAD OF 3 BYTES ;NORMAL CALL
B000H
; ;TABLE CALL ROUTINE ; FUNC_A: LDA LRG0 RET ; FUNC_B: LDA LRG1 2 RET ; ;TABLE CALL ADD. AREA ; ORG 0FFC0H DW FUNC_A DW FUNC_B
1
;TCALL ADDRESS AREA
HMS81C2020A, 20K ROM
D000H HMS81C2012A, 12K ROM
PCALL area
FEFFH FF00H FFC0H FFDFH FFE0H FFFFH TCALL area Interrupt Vector Area
The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location 0FFFAH. The interrupt service locations spaces 2-byte interval: 0FFF8H and 0FFF9H for External Interrupt 1, 0FFFAH and 0FFFBH for External Interrupt 0, etc. Any area from 0FF00H to 0FFFFH, if it is not going to be used, its service location is available as general purpose Program Memory.
Address 0FFE0H E2 Vector Area Memory Serial Communication Interface Basic Interval Timer Watchdog Timer Interrupt A/D Converter Timer/Counter 1 Interrupt Timer/Counter 0 Interrupt External Interrupt 1 External Interrupt 0 RESET Vector Area
Figure 8-5 Program Memory Map
E4 E6 E8
Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length. Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: 0FFC0H for TCALL15, 0FFC2H for TCALL14, etc., as shown in Figure 8-7.
EA EC EE F0 F2 F4 F6 F8 FA FC FE
NOTE: "-" means reserved area.
Figure 8-6 Interrupt Vector Area
SEP. 2004 Ver 2.00
25
HMS81C2012A/2020A
Address 0FF00H
PCALL Area Memory
Address 0FFC0H C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF
Program Memory TCALL 15 TCALL 14 TCALL 13 TCALL 12 TCALL 11 TCALL 10 TCALL 9 TCALL 8 TCALL 7 TCALL 6 TCALL 5 TCALL 4 TCALL 3 TCALL 2 TCALL 1 TCALL 0 / BRK * NOTE: * means that the BRK software interrupt is using same address with TCALL0.
PCALL Area (256 Bytes)
0FFFFH
Figure 8-7 PCALL and TCALL Memory Area
PCALL rel
4F35 PCALL 35H
TCALL n
4A TCALL 4
4F 35 ~ ~
4A ~ ~ NEXT
01001010 Reverse
~ ~
0FF00H 0FF35H NEXT
~ ~
0D125H
PC: 11111111 11010110 FH FH DH 6H
0FF00H 0FFD6H 0FFD7H 25 D1
0FFFFH
0FFFFH
26
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Example: The usage software example of Vector address for HMS81C2020A.
ORG DW DW DW DW DW DW DW DW DW DW DW DW DW DW DW DW ORG ORG 0FFE0H NOT_USED NOT_USED SIO BIT_TIMER WD_TIMER ADC NOT_USED NOT_USED NOT_USED NOT_USED TIMER1 TIMER0 INT1 INT0 NOT_USED RESET 0B000H 0D000H
; ; ; ;
Serial Interface Basic Interval Timer Watchdog Timer ADC
; ; ; ; ; ;
Timer-1 Timer-0 Int.1 Int.0 Reset
;
; HMS81C2020A(20K)ROM Start address ; HMS81C2012A(12K)ROM Start address
;******************************************* ; MAIN PROGRAM * ;******************************************* ; RESET: DI ;Disable All Interrupts CLRG LDX #0 RAM_CLR: LDA #0 ;RAM Clear(!0000H->!00BFH) STA {X}+ CMPX #0C0H BNE RAM_CLR ; LDX #0FFH ;Stack Pointer Initialize TXSP ; LDM R0, #0 ;Normal Port 0 LDM R0IO,#82H ;Normal Port Direction : : : LDM TDR0,#125 ;8us x 125 = 1mS LDM TM0,#0FH ;Start Timer0, 8us at 4MHz LDM IRQH,#0 LDM IRQL,#0 LDM IENH,#0E0H ;Enable Timer0, INT0, INT1 LDM IENL,#0 LDM IEDS,#05H ;Select falling edge detect on INT pin LDM R0FUNC,#03H ;Set external interrupt pin(INT0, INT1) EI : : : ;Enable master interrupt
: : NOT_USED:NOP RETI
SEP. 2004 Ver 2.00
27
HMS81C2012A/2020A
8.3 Data Memory
Figure 8-8 shows the internal Data Memory space available. Data Memory is divided into two groups, a user RAM (including Stack) and control registers.
0000H
digital converters and I/O ports. The control registers are in address range of 0C0H to 0FFH. Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect. More detailed informations of each register are explained in each peripheral section.
User Memory PAGE0 00BFH 00C0H 00FFH 0100H When "G-flag=0", this page is selected
Control Registers
Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction, for example "LDM".
Example; To write at CKCTLR
User Memory or Stack Area
LDM
PAGE1 When "G-flag=1"
CLCTLR,#09H ;Divide ratio(/16)
01FFH
Stack Area The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt. When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags. The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to Figure 8-4 on page 24.
Figure 8-8 Data Memory Map
User Memory The HMS81C20xxA have 448 x 8 bits for the user memory (RAM). Control Registers The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to
28
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Address 0C0H 0C1H 0C2H 0C3H 0C4H 0C5H 0C6H 0C7H 0C8H 0C9H 0CAH 0CBH 0CCH 0CDH 0CEH 0CFH 0D0H 0D1H 0D2H 0D3H 0D4H 0D5H 0DEH 0E0H 0E1H 0E2H 0E3H 0E4H 0E5H 0E6H 0EAH 0EBH 0ECH 0EDH 0EFH 0F4H 0F5H 0F6H 0F7H 0F8H 0F9H 0FAH 0FBH
0EDH 0ECH 0D4H 0D4H 0D3H 0D1H 0D1H
Symbol R0 R0IO R1 R1IO R2 R2IO R3 R3IO R4 R4IO R5 R5IO R6 R6IO R7 R7IO TM0 T0 TDR0 CDR0 TM1 TDR1 T1PPR T1 CDR1 T1PDR PWM1HR BUR SIOM SIOR IENH IENL IRQH IRQL IEDS ADCM ADCR BITR CKCTLR WDTR WDTR PFDR R0FUNC R4FUNC R5FUNC R6FUNC R7FUNC R5NODR SCMR RA
R/W R/W W R/W W R/W W R/W W R/W W R/W W R/W W R/W W R/W R W R R/W W W R R R/W W W R/W R/W R/W R/W R/W R/W R/W R/W R R W R W R/W W W W W W W R/W R
RESET Value Undefined 0000_0000 Undefined 00000000 Undefined 0000_0000 Undefined --00_0000 Undefined ----_0000 Undefined 0000_0000 Undefined 0000_0000 Undefined --00_0000 --00_0000 0000_0000 1111_1111 0000_0000 0000_0000 1111_1111 1111_1111 0000_0000 0000_0000 0000_0000 ----_0000 1111_1111 0000_0001 Undefined 0000_---0000_---0000_---0000_-------_0000 -000_0001 Undefined 0000_0000 -001_0111 0000_0000 0111_1111 ----_-100 ----_0000 ----_---0 -0--_---0000_0000 ----_0000 0000_0000 ---0_0000 Undefined
Addressing mode byte, bit1 byte2 byte, bit byte byte, bit byte byte, bit byte byte, bit byte byte, bit byte byte, bit byte byte, bit byte byte, bit byte byte byte byte, bit byte byte byte byte byte, bit byte byte byte, bit byte, bit byte, bit byte, bit byte, bit byte, bit byte, bit byte, bit byte byte byte byte byte byte, bit byte byte byte byte byte byte byte -3
Note: Several names are given at same address. Refer to below table.
When read Addr. D1H D3H D4H ECH T1
Timer Mode Capture Mode PWM Mode
When write
Timer Mode PWM Mode
T0
CDR0 CDR1 BITR
T1PDR
TDR0 TDR1 -
T1PPR T1PDR
CKCTLR
Table 8-2 Various Register Name in Same Address
Table 8-1 Control Registers
1. "byte, bit" means that register can be addressed by not only bit but byte manipulation instruction. 2. "byte" means that register can be addressed by only byte manipulation instruction. On the other hand, do not use any read-modify-write instruction such as bit manipulation for clearing bit. 3. RA is one-bit high-voltage input only port pin. In addition, RA serves the functions of the Vdisp special features. Vdisp is used as a high-voltage input power supply pin when selected by the mask option.
SEP. 2004 Ver 2.00
29
HMS81C2012A/2020A
Address C0H C1H C2H C3H C4H C5H C6H C7H C8H C9H CAH CBH CCH CDH CEH CFH D0H D1H D2H D3H D4H D5H DEH E0H E1H E2H E3H E4H E5H E6H EAH EBH
Name R0 R0IO R1 R1IO R2 R2IO R3 R3IO R4 R4IO R5 R5IO R6 R6IO R7 R7IO TM0 T0/TDR0/ CDR0 TM1 TDR1/ T1PPR T1/CDR1/ T1PDR PWM1HR BUR SIOM SIOR IENH IENL IRQH IRQL IEDS ADCM ADCR
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
R0 Port Data Register (Bit[7:0]) R0 Port Direction Register (Bit[7:0]) R1 Port Data Register (Bit[7:0]) R1 Port Direction Register (Bit[7:0]) R2 Port Data Register (Bit[7:0]) R2 Port Direction Register (Bit[7:0]) R3 Port Data Register (Bit[5:0]) R3 Port Direction Register (Bit[5:0]) R4 Port Data Register (Bit[3:0]) R4 Port Direction Register (Bit[3:0]) R5 Port Data Register (Bit[7:0]) R5 Port Direction Register (Bit[7:0]) R6 Port Data Register (Bit[7:0]) R6 Port Direction Register (Bit[7:0]) R7 Port Data Register (Bit[5:0]) R7 Port Direction Register (Bit[5:0]) CAP0 T0CK2 T0CK1 T0CK0 T0CN T0ST
Timer0 Register / Timer0 Data Register / Capture0 Data Register POL 16BIT PWM1E CAP1 T1CK1 T1CK0 T1CN T1ST
Timer1 Data Register / PWM1 Period Register Timer1 Register / Capture1 Data Register / PWM1 Duty Register PWM1 High Register(Bit[3:0]) BUCK1 POL INT0E ADE INT0IF ADIF BUCK0 IOSW INT1E WDTE INT1IF WDTIF ADEN BUR5 SM1 T0E BITE T0IF BITIF ADS3 BUR4 SM0 T1E SPIE T1IF SPIIF ADS2 IED1H ADS1 ADC Result Data Register Table 8-3 Control Registers of HMS81C2020A IED1L ADS0 IED0H ADST IED0L ADSF BUR3 SCK1 BUR2 SCK0 BUR1 SIOST BUR0 SIOSF
SPI DATA REGISTER
These registers of shaded area can not be access by bit manipulation instruction as " SET1, CLR1 ", but should be access by register operation instruction as " LDM dp,#imm ".
30
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Address ECH
ECH
Name BITR1 CKCTLR1 WDTR PFDR2 R0FUNC R4FUNC R5FUNC R6FUNC R7FUNC R5NODR SCMR RA
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Basic Interval Timer Data Register WDTCL AN7 NODR7 WAKEUP RCWDT WDTON BTCL BTS2 BTS1 BTS0
EDH EFH F4H F5H F6H F7H F8H F9H FAH FBH
7-bit Watchdog Counter Register PWM1O/ T1O AN6 NODR6 AN5 NODR5 AN4 NODR4 CS1 BUZO AN3 AN11 NODR3 CS0 PFDIS EC0 AN2 AN10 NODR2 SUBOFF PFDM INT1 AN1 AN9 NODR1 CLKSEL PFDS INT0 T0O AN0 AN8 NODR0 MAINOFF RA0
Table 8-3 Control Registers of HMS81C2020A
These registers of shaded area can not be access by bit manipulation instruction as " SET1, CLR1 ", but should be access by register operation instruction as " LDM dp,#imm ". 1.The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR. 2.The register PFDR only be implemented on devices, not on In-circuit Emulator.
SEP. 2004 Ver 2.00
31
HMS81C2012A/2020A
8.4 Addressing Mode
The GMS800 series MCU uses six addressing modes; * Register addressing * Immediate addressing * Direct page addressing * Absolute addressing * Indexed addressing * Register-indirect addressing
35H data
(3) Direct Page Addressing dp In this mode, a address is specified within direct page. Example; G=0
C535 LDA 35H ;A RAM[35H]
~ ~
~ ~
(1) Register Addressing Register addressing accesses the A, X, Y, C and PSW. (2) Immediate Addressing #imm In this mode, second byte (operand) is accessed as a data immediately. Example:
0435 ADC #35H
MEMORY
data A
0E550H 0E551H
C5 35
(4) Absolute Addressing !abs Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address. With 3 bytes command, it is possible to access to whole memory area. ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY Example;
0735F0 ADC !0F035H ;A ROM[0F035H]
04 35
A+35H+C A
When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data. Example: G=1
E45535 LDM 35H,#55H
0F100H 0F101H 0F102H 0135H data data 55H 0F035H data
~ ~
~ ~
07 35 F0
A+data+C A
address: 0F035
0F100H 0F101H 0F102H
~ ~
E4 55 35
~ ~
The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR Example; Addressing accesses the address 0135H regardless of G-flag.
32
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
983501
INC
!0135H
;A ROM[135H]
35H 135H data
data
~ ~
data AE A
~ ~
~ ~
0F100H 0F101H 0F102H 98 35 01

~ ~
DB
36H AE X
data+1 data
address: 0135
X indexed direct page (8 bit offset) dp+X (5) Indexed Addressing X indexed direct page (no offset) {X} In this mode, a address is specified by the X register. ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA Example; X=15H, G=1
D4 LDA {X} ;ACCRAM[X].
This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page. ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR Example; G=0, X=0F5H
C645 LDA 45H+X
115H
data
~ ~
data A
3AH
data
~ ~
0E550H 0E551H C6 45
~ ~
0E550H D4
~ ~

data A
45H+0F5H=13AH
X indexed direct page, auto increment {X}+ In this mode, a address is specified within direct page by the X register and the content of X is increased by 1. LDA, STA Example; G=0, X=35H
DB LDA {X}+
Y indexed direct page (8 bit offset) dp+Y This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page. This is same with above (2). Use Y register instead of X. Y indexed absolute !abs+Y Sets the value of 16-bit absolute address plus Y-register data as Memory.This addressing mode can specify memory in whole area. Example; Y=55H
SEP. 2004 Ver 2.00
33
HMS81C2012A/2020A
D500FA
LDA
!0FA00H+Y
1625
ADC
[25H+X]
35H 0F100H 0F101H 0F102H D5 00 FA
05 E0
0FA00H+55H=0FA55H
36H
~ ~
0E005H data
~ 0E005H ~
~ ~
0FA55H data
~ ~

data A
25 + X(10) = 35H
~ ~
~ ~
0FA00H 16 25
A + data + C A (6) Indirect Addressing Direct page indirect [dp] Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y. JMP, CALL Example; G=0
3F35 JMP [35H]
Y indexed indirect [dp]+Y Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data. ADC, AND, CMP, EOR, LDA, OR, SBC, STA Example; G=0, Y=10H
1725 ADC [25H]+Y
35H 36H
0A E3
25H 26H
05 E0
~ ~
0E30AH NEXT
~ ~
jump to address 0E30AH
~ ~
0E015H data
~ ~
0E005H + Y(10) = 0E015H
~ ~
0FA00H 3F 35
~ ~
~ ~
0FA00H 17 25
~ ~
A + data + C A
X indexed indirect [dp+X] Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page. ADC, AND, CMP, EOR, LDA, OR, SBC, STA Example; G=0, X=10H
Absolute indirect [!abs] The program jumps to address specified by 16-bit absolute address. JMP Example; G=0
34
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
1F25E0
JMP
[!0C025H]
PROGRAM MEMORY
0E025H 0E026H
25 E7
~ ~
~ ~
NEXT
0E725H
jump to address 0E30AH
~ ~
0FA00H 1F 25 E0
~ ~
SEP. 2004 Ver 2.00
35
HMS81C2012A/2020A
9. I/O PORTS
The HMS81C20xxA has eight ports (R0, R1, R2, R3, R4, R5, R6 and R7).These ports pins may be multiplexed with an alternate function for the peripheral features on the device. All pins have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of R0 as output ports and the odd numbered bits as input ports, write "55H" to address 0C1H (R0 port direction register) during initial setting as shown in Figure 9-1. All the port direction registers in the HMS81C2020A have 0 written to them by reset function. On the other hand, its initial status is input. R0 and R0IO register: R0 is an 8-bit high-voltage CMOS bidirectional I/O port (address 0C0H). Each port can be set individually as input and output through the R0IO register (address 0C1H). Each port can directly drive a vacuum fluorescent display. R03 port is multiplexed with Buzzer Output Port(BUZO), R02 port is multiplexed with Event Counter Input Port (EC0), and R01~R00 are multiplexed with External Interrupt Input Port(INT1, INT0)
Port Pin R00 R01 R02 R03 Alternate Function INT0 (External interrupt 0 Input Port) INT1 (External interrupt 1 Input Port) EC0 (Event Counter Input Port) BUZO (Buzzer Output Port)
WRITE "55H" TO PORT R0 DIRECTION REGISTER 0C0H 0C1H 0C2H 0C3H R0 data R0 direction R1 data R1 direction I O I O I O I O PORT 76543210 I : INPUT PORT O : OUTPUT PORT 01010101 76543210 BIT
.The control register R0FUNC (address F4H) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Buzzer Output, External Event Counter Input and External Interrupt Input, write "1" to the corresponding bit of R0FUNC. Regardless of the direction register R0IO, R0FUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (BUZO, EC0, INT1, INT0)
R0 Data Register R0
ADDRESS: 0C0H RESET VALUE: Undefined
R07 R06 R05 R04 R03 R02 R01 R00 Input / Output data
Figure 9-1 Example of Port I/O Assignment
RA(Vdisp) register: RA is one-bit high-voltage input only port pin. In addition, RA serves the functions of the Vdisp special features. Vdisp is used as a high-voltage input power supply pin when selected by the mask option.
RA Data Register RA
Input data ADDRESS: 0FBH RESET VALUE: Undefined RA0
R0 Direction Register R0IO
ADDRESS : 0C1H RESET VALUE : 00H
Port Direction 0: Input 1: Output
R0 Function Selection Register RESET VALUE :H----0000 R0FUNC
3 2 1 0 0: R00 1: INT0 0: R01 1: INT1 0: R02 1: BUZO 0: R03 1: EC0
ADDRESS : 0F4
B
Port pin RA
Alternate function
Vdisp (High-voltage input power supply)
36
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
R1 and R0IO register: R1 is an 8-bit high-voltage CMOS bidirectional I/O port (address 0C2H). Each port can be set individually as input and output through the R1IO register (address 0C3H). Each port can directly drive a vacuum fluorescent display.
R1 Data Register R1
ADDRESS: 0C2H RESET VALUE: Undefined
(address 0C7H).
R3 Data Register R3
ADDRESS: 0C6H RESET VALUE: Undefined
R35 R34 R33 R32 R31 R30 Input / Output data
R17 R16 R15 R14 R13 R12 R11 R10
R3 Direction Register
Input / Output data
ADDRESS : 0C7H RESET VALUE : --000000B
R3IO
-
Port Direction 0: Input 1: Output
R1 Direction Register R1IO
ADDRESS : 0C3H RESET VALUE : 00H
Port Direction 0: Input 1: Output
R4 and R4IO register: R4 is a 4-bit bidirectional I/O port (address 0C8H). Each port can be set individually as input and output through the R4IO register (address 0C9H). R40 port is multiplexed with Timer 0 Output Port (T0O).
Port Pin R40 Alternate Function T0O (Timer 0 Compare Output Port)
R2 and R2IO register: R2 is an 8-bit high-voltage CMOS bidirectional I/O port (address 0C4H). Each port can be set individually as input and output through the R2IO register (address 0C5H). Each port can directly drive a vacuum fluorescent display.
R2 Data Register R2
ADDRESS: 0C4H RESET VALUE: Undefined
R27 R26 R25 R24 R23 R22 R21 R20 Input / Output data
The control register R4FUNC (address 0F5H) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Timer 0 Output, write "1" to the corresponding bit of R4FUNC. Regardless of the direction register R4IO, R4FUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (T0O)
R4 Data Register R4
ADDRESS: 0C8H RESET VALUE: Undefined R43 R42 R41 R40 Input / Output data
R2 Direction Register R2IO
ADDRESS : 0C5H RESET VALUE : 00H
Port Direction 0: Input 1: Output
R3 and R3IO register: R3 is a 6-bit high-voltage CMOS bidirectional I/O port (address 0C6H). Each port can be set individually as input and output through the R3IO register
R4 Direction Register R4IO
-
ADDRESS : 0C9H RESET VALUE : ----0000B
Port Direction 0: Input 1: Output
R4 Function Selection Register RESET VALUE :H-------0 R4FUNC
T0O 0: R40 1: T0O
ADDRESS : 0F5
B
SEP. 2004 Ver 2.00
37
HMS81C2012A/2020A
R5 and R5IO register: R5 is an 8-bit bidirectional I/O port (address 0CAH). Each pin can be set individually as input and output through the R5IO register (address 0CB H).In addition, Port R5 is multiplexed with Pulse Width Modulator (PWM).
Port Pin R56 Alternate Function PWM1 Data Output Timer 1 Data Output
R6 and R6IO register: R6 is an 8-bit bidirectional I/O port (address 0CCH). Each port can be set individually as input and output through the R6IO register (address 0CDH). R67~R60 ports are multiplexed with Analog Input Port.
Port Pin R60 R61 R62 R63 R64 R65 R66 R67 Alternate Function AN0 (ADC input 0) AN1 (ADC input 1) AN2 (ADC input 2) AN3 (ADC input 3) AN4 (ADC input 4) AN5 (ADC input 5) AN6 (ADC input 6) AN7 (ADC input 7)
The control register R5FUNC (address 0F6H) controls to select PWM function.After reset, the R5IO register value is "0", port may be used as general I/O ports. To select PWM function, write "1" to the corresponding bit of R5FUNC. The control register R5NODR (address 0F9H) controls to select N-MOS open drain port. To select N-MOS open drain port, write "1" to the corresponding bit of R5FUNC.
R5 Data Register R5
ADDRESS: 0CAH RESET VALUE: Undefined
R57 R56 R55 R54 R53 R52 R51 R50 Input / Output data
The control register R6FUNC (address 0F7H) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Analog Input, write "1" to the corresponding bit of R6FUNC. Regardless of the direction register R6IO, R6FUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (AN7~AN0)
R6 Data Register
ADDRESS: 0CCH RESET VALUE: Undefined
R5 Direction Register R5IO
ADDRESS : 0CBH RESET VALUE : 00H
R6
R67 R66 R65 R64 R63 R62 R61 R60 Input / Output data
Port Direction 0: Input 1: Output
R6 Direction Register R6IO
ADDRESS : 0CDH RESET VALUE : 00H
R5 Function Selection R5FUNC
6 -
ADDRESS : 0F6 Register RESET VALUE :H-0-----B -
0: R56 1: PWM1O/T1O
Port Direction 0: Input 1: Output ADDRESS : 0F7 1 0
R5 N-MOS Open Drain Selection Register R5NODR
R6 Function Selection Register RESET VALUE :H00
ADDRESS: 0F9H RESET VALUE: 00H
H
R6FUNC
7
6
5
4
3
2
N-MOS Open Drain Selection 0: Disable 1: Enable
0: R67 1: AN7 0: R66 1: AN6 0: R65 1: AN5 0: R64 1: AN4
0: R60 1: AN0 0: R61 1: AN1 0: R62 1: AN2 0: R63 1: AN3
38
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
R7 and R7IO register: R7 is a 4-bit bidirectional I/O port (address 0CEH). Each port can be set individually as input and output through the R7IO register (address 0CFH). R73~R70 ports are multiplexed with Analog Input Port AN8~AN11). R74, R75 ports are alternate function of SXI, SXO ports. R74, R75 ports can be set individually as input and output through the R7IO register.
Port Pin R70 R71 R72 R73 SXI SXO Alternate Function AN8 (ADC input 8) AN9 (ADC input 9) AN10 (ADC input 10) AN11 (ADC input 11) R74(included Internal Pull-up Resister) R75(included Internal Pull-up Resister)
can be used as a corresponding alternate features.
R7 Data Register R7
ADDRESS: 0CEH RESET VALUE: Undefined
R75 R74 R73 R72 R71 R70 Input / Output data
R7 Direction Register R7IO
-
ADDRESS : 0CFH RESET VALUE : --000000B
Port Direction 0: Input 1: Output ADDRESS : 0F8 1 0
The control register R7FUNC (address 0F8H) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Analog Input, write "1" to the corresponding bit of R7FUNC. Regardless of the direction register R7IO, R7FUNC is selected to use as alternate functions, port pin
R7 Function Selection Register RESET VALUE :H----0000 R7FUNC
3 2
B
0: R70 1: AN8 0: R71 1: AN9 0: R72 1: AN10 0: R73 1: AN11
SEP. 2004 Ver 2.00
39
HMS81C2012A/2020A
10. BASIC INTERVAL TIMER
The HMS81C20xxA has one 8-bit Basic Interval Timer that is free-run, can not stop. Block diagram is shown in Figure 10-1. In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITIF). The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. As the count overflows from FFH to 00H, this overflow causes to generate the Basic interval timer interrupt. The BITIF is interrupt request flag of Basic interval timer. The Basic Interval Timer is controlled by the clock control register (CKCTLR) shown in Figure 10-2. When write "1" to bit BTCL of CKCTLR, BITR register is cleared to "0" and restart to count-up. The bit BTCL becomes "0" after one machine cycle by hardware. If the STOP instruction executed after writing "1" to bit WAKEUP of CKCTLR, it goes into the wake-up timer mode. In this mode, all of the block is halted except the oscillator, prescaler (only fXIN/2048) and Timer0. If the STOP instruction executed after writing "1" to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer. Source clock can be selected by lower 3 bits of CKCTLR. BITR and CKCTLR are located at same address, and address 0ECH is read as a BITR, and written to CKCTLR.
Internal RC OSC WAKEUP STOP
/8 /16 /32
Prescaler
XIN PIN
/64 /128 /256 /512 /1024
1 MUX 0
source clock
8-bit up-counter overflow BITR BITIF
Basic Interval Timer Interrupt
[0ECH] clear
To Watchdog timer (WDTCK)
Select Input clock 3 BTS[2:0] [0ECH] Basic Interval Timer clock control register Internal bus line CKCTLR Read RCWDT BTCL
Figure 10-1 Block Diagram of Basic Interval Timer
40
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
CKCTLR [2:0] 000 001 010 011 100 101 110 111
Source clock fXIN/8 fXIN/16 fXIN/32 fXIN/64 fXIN/128 fXIN/256 fXIN/512 fXIN/1024
Interrupt (overflow) Period (ms) @ fXIN = 4MHz 0.512 1.024 2.048 4.096 8.192 16.384 32.768 65.536
Table 10-1 Basic Interval Timer Interrupt Time
CKCTLR
7 -
6
5
4
WDTON
WAKEUP RCWDT
3 2 1 0 BTCL BTS2 BTS1 BTS0 BTCL
ADDRESS: 0ECH INITIAL VALUE: -001 0111B
Basic Interval Timer source clock select 000: fXIN / 8 001: fXIN / 16 010: fXIN / 32 011: fXIN / 64 100: fXIN / 128 101: fXIN / 256 110: fXIN / 512 111: fXIN / 1024
Caution:
Both register are in same address, when write, to be a CKCTLR, when read, to be a BITR.
Clear bit 0: Normal operation (free-run) 1: Clear 8-bit counter (BITR) to "0". This bit becomes 0 automatically after one machine cycle, and starts counting. 0: Operate as a 7-bit general timer 1: Enable Watchdog Timer operation See the section "Watchdog Timer". 0: Disable Internal RC Watchdog Timer 1: Enable Internal RC Watchdog Timer 0: Disable Wake-up Timer 1: Enable Wake-up Timer
7
6
5
4
BITR
3 BTCL
2
1
0
ADDRESS: 0ECH INITIAL VALUE: Undefined
8-BIT FREE-RUN BINARY COUNTER
Figure 10-2 BITR: Basic Interval Timer Mode Register
Example 1: Basic Interval Timer Interrupt request flag is generated every 4.096ms at 4MHz.
: LDM SET1 EI : CKCTLR,#03H BITE
Example 2: Basic Interval Timer Interrupt request flag is generated every 1.024ms at 4MHz.
: LDM SET1 EI : CKCTLR,#01H BITE
SEP. 2004 Ver 2.00
41
HMS81C2012A/2020A
11. WATCHDOG TIMER
The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state. The watchdog timer signal for detecting malfunction can be selected either a reset CPU or a interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. The purpose of the watchdog timer is to detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition. The watchdog timer has two types of clock source. The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the Xin pin. It means that the watchdog timer will run, even if the clock on the Xin pin of the device has been stopped, for example, by entering the STOP mode. The other type is a prescaled system clock. The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. When the value of 7-bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or reset the CPU in accordance with the bit WDTON.
Note: Because the watchdog timer counter is enabled after clearing Basic Interval Timer, after the bit WDTON set to "1", maximum error of timer is depend on prescaler ratio of Basic Interval Timer. The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.
The RC oscillated watchdog timer is activated by setting the bit RCWDT as shown below.
LDM LDM STOP NOP NOP : CKCTLR,#3FH; enable the RC-osc WDT WDTR,#0FFH; set the WDT period ; enter the STOP mode ; RC-osc WDT running
The RCWDT oscillation period is vary with temperature, VDD and process variations from part to part (approximately, 40~120uS). The following equation shows the RCWDT oscillated watchdog timer time-out. TRCWDT=CLKRCWDTx28x[WDTR.6~0]+(CLKRCWDTx28)/2 where, CLKRCWDT = 40~120uS In addition, this watchdog timer can be used as a simple 7bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below. TWDT = [WDTR.6~0] x Interval of BIT
clear BASIC INTERVAL TIMER Count OVERFLOW source Watchdog Counter (7-bit) clear
"0" comparator WDTCL 7-bit compare data 7 WDTR [0EDH] Internal bus line Watchdog Timer Register "1" enable
to reset CPU
WDTON in CKCTLR [0ECH] WDTIF
Watchdog Timer interrupt
Figure 11-1 Block Diagram of Watchdog Timer
42
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Watchdog Timer Control Figure 11-2 shows the watchdog timer control register. The watchdog timer is automatically disabled after reset. The CPU malfunction is detected during setting of the detection time, selecting of output, and clearing of the binary counter. Clearing the binary counter is repeated within the detection time. If the malfunction occurs for any cause, the watchdog timer output will become active at the rising overflow from
W 7 W 6 W 5 W 4 W 3 W 2
the binary counters unless the binary counter is cleared. At this time, when WDTON=1, a reset is generated, which drives the RESET pin to low to reset the internal hardware. When WDTON=0, a watchdog timer interrupt (WDTIF) is generated. The watchdog timer temporarily stops counting in the STOP mode, and when the STOP mode is released, it automatically restarts (continues counting).
W 1
W 0
WDTR
WDTCL
ADDRESS: 0EDH INITIAL VALUE: 0111_1111B
7-bit compare data Clear count flag 0: Free-run count 1: When the WDTCL is set to "1", binary counter is cleared to "0". And the WDTCL becomes "0" automatically after one machine cycle. Counter count up again. NOTE: The WDTON bit is in register CKCTLR.
Figure 11-2 WDTR: Watchdog Timer Data Register
Example: Sets the watchdog timer detection time to 0.5 sec at 4.19MHz
LDM LDM LDM : : : : LDM : : : : LDM CKCTLR,#3FH WDTR,#04FH WDTR,#04FH ;Select 1/2048 clock source, WDTON 1, Clear Counter ;Clear counter
Within WDT detection time
WDTR,#04FH
;Clear counter
Within WDT detection time
WDTR,#04FH
;Clear counter
SEP. 2004 Ver 2.00
43
HMS81C2012A/2020A
Enable and Disable Watchdog Watchdog timer is enabled by setting WDTON (bit 4 in CKCTLR) to "1". WDTON is initialized to "0" during reset and it should be set to "1" to operate after reset is released. Example: Enables watchdog timer for Reset
: LDM : : CKCTLR,#xx1x_xxxxB;WDTON 1
Watchdog Timer Interrupt The watchdog timer can be also used as a simple 7-bit timer by clearing bit5 of CKCTLR to "0". The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is shown as below.
T = WDTR x Interval of BIT
The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source. Example: 7-bit timer interrupt set up.
LDM LDM : CKCTLR,#xx0xxxxxB;WDTON 0 WDTR,#7FH ;WDTCL 1
The watchdog timer is disabled by clearing bit 5 (WDTON) of CKCTLR. The watchdog timer is halted in STOP mode and restarts automatically after STOP mode is released.
Source clock BIT overflow
Binary-counter WDTR WDTIF interrupt
1
2
3
0
1
2
3
0 Counter Clear
n
3 Match Detect
WDTR "0100_0011B" WDT reset reset
Figure 11-3 Watchdog timer Timing
If the watchdog timer output becomes active, a reset is generated, which drives the RESET pin low to reset the internal hardware.
The main clock oscillator also turns on when a watchdog timer reset is generated in sub clock mode.
44
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
12. TIMER/EVENT COUNTER
The HMS81C20xxA has two Timer/Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match). Timer 0 and Timer 1 are can be used either two 8-bit Timer/Counter or one 16-bit Timer/Counter with combine them. In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency in Timer0. And Timer1 can use the same clock source too. In addition, Timer1 has more fast clock source (1/1 to 1/8). In the "counter" function, the register is increased in re16BIT 0 0 0 0 1 1 1 1 CAP0 0 0 1 X 0 0 1 0 CAP1 0 1 0 0 0 0 X 0 PWM1E 0 0 0 1 0 0 0 0 T0CK [2:0] XXX 111 XXX XXX XXX 111 XXX XXX T1CK [1:0] XX XX XX XX 11 11 11 11 PWM1O 0 0 1 1 0 0 0 1
sponse to a 1-to-0 (falling edge) or 0-to-1(rising edge) transition at its corresponding external input pin, EC0. In addition the "capture" function, the register is increased in response external or internal clock sources same with timer or counter function. When external clock edge input, the count register is captured into capture data register CDRx. Timer1 is shared with "PWM" function and "Compare output" function It has seven operating modes: "8-bit timer/counter", "16bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", "16-bit compare output" and "10-bit PWM" which are selected by bit in Timer mode register TM0 and TM1 as shown in Figure 12-1 and Table 12-1.
TIMER 0 8-bit Timer 8-bit Event counter 8-bit Capture (internal clock) 8-bit Timer/Counter 16-bit Timer 16-bit Event counter 16-bit Capture (internal clock) 16-bit Compare Output TIMER 1 8-bit Timer 8-bit Capture 8-bit Compare Output 10-bit PWM
Table 12-1 Operating Modes of Timer0 and Timer1
SEP. 2004 Ver 2.00
45
HMS81C2012A/2020A
R/W 5
R/W 4
R/W 3
R/W 2
R/W 1
R/W 0 T0ST
TM0
-
-
CAP0 T0Ck2 T0CK1 T0Ck0 T0CN BTCL
ADDRESS: 0D0H INITIAL VALUE: --000000B
Bit Name CAP0 T0CK2 T0CK1 T0CK0
Bit Position TM0.5 TM0.4 TM0.3 TM0.2
Description 0: Timer/Counter mode 1: Capture mode selection flag 000: 8-bit Timer, Clock source is fXIN / 2 001: 8-bit Timer, Clock source is fXIN / 4 010: 8-bit Timer, Clock source is fXIN / 8 011: 8-bit Timer, Clock source is fXIN / 32 100: 8-bit Timer, Clock source is fXIN / 128 101: 8-bit Timer, Clock source is fXIN / 512 110: 8-bit Timer, Clock source is fXIN / 2048 111: EC0 (External clock) 0: Stop the timer 1: A logic 1 starts the timer. 0: When cleared, stop the counting. 1: When set, Timer 0 Count Register is cleared and start again.
T0CN T0ST
TM0.1 TM0.0
R/W 7
R/W 6
R/W 5
R/W 4
R/W 3
R/W 2
R/W 1
R/W 0
TM1
POL
16BIT PWM1E CAP1 T1CK1 T1CK0 T1CN T1ST BTCL
ADDRESS: 0D2H INITIAL VALUE: 00H
Bit Name POL 16BIT PWMIE CAP1 T1CK1 T1CK0
Bit Position TM1.7 TM1.6 TM1.5 TM1.4 TM1.3 TM1.2
Description 0: PWM Duty Active Low 1: PWM Duty Active High 0: 8-bit Mode 1: 16-bit Mode 0: Disable PWM 1: Enable PWM 0: Timer/Counter mode 1: Capture mode selection flag 00: 8-bit Timer, Clock source is fXIN 01: 8-bit Timer, Clock source is fXIN / 2 10: 8-bit Timer, Clock source is fXIN / 8 11: 8-bit Timer, Clock source is Using the the Timer 0 Clock 0: Stop the timer 1: A logic 1 starts the timer. 0: When cleared, stop the counting. 1: When set, Timer 0 Count Register is cleared and start again.
T0CN T0ST
TM1.1 TM1.0
TDR0 TDR1
R/W R/W R/W R/W R/W R/W R/W R/W 7 6 5 4 3 2 1 0 R/W R/W R/W R/W R/W R/W R/W R/W 7 6 5 4 3 2 1 0
ADDRESS: 0D1H INITIAL VALUE: Undefined ADDRESS: 0D3H INITIAL VALUE: Undefined
Read: Count value read Write: Compare data write
Figure 12-1 TM0, TM1 Registers
46
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
12.1 8-bit Timer / Counter Mode
The HMS81C20xxA has two 8-bit Timer/Counters, Timer 0, Timer 1 as shown in Figure 12-2. The "timer" or "counter" function is selected by mode registers TMx as shown in Figure 12-1 and Table 12-1. To use as an 8-bit timer/counter mode, bit CAP0 of TM0 is cleared to "0" and bits 16BIT of TM1 should be cleared to "0"(Table 12-1).
7
6 -
5 0
4 X
3
2
1
0
TM0
-
CAP0 T0CK2 BTCL T0CK0 T0CN T0ST T0CK1 X X X X
ADDRESS: 0D0H INITIAL VALUE: --000000B
X means don't care 7 6 5 0 4 0 3 2 1 0 ADDRESS: 0D2H INITIAL VALUE: 00H
TM1
POL 16BIT PWM1E CAP1 BTCL T1CK0 T1CN T1ST T1CK1 X 0 X X X X
X means don't care
T0CK[2:0] EDGE DETECTOR
EC0 PIN
/2
111 T0ST 000 001 010 011 100 101 110 MUX T0CN Comparator 0: Stop 1: Clear and start T0 (8-bit) clear T0IF TIMER 0 INTERRUPT
XIN PIN
Prescaler
/4 /8 / 32 / 128 / 512 / 2048
TIMER 0
TDR0 (8-bit)
F/F
T0O PIN
T1CK[1:0] T1ST /1 /2 /8 11 00 01 10 MUX T1CN Comparator T1IF 0: Stop 1: Clear and start T1 (8-bit) clear TIMER 1 INTERRUPT
TIMER 1
TDR1 (8-bit)
F/F
T1O PIN
Figure 12-2 8-bit Timer/Counter 0, 1
SEP. 2004 Ver 2.00
47
HMS81C2012A/2020A
Example 1: Timer0 = 2ms 8-bit timer mode at 4MHz Timer1 = 0.5ms 8-bit timer mode at 4MHz
LDM LDM LDM LDM SET1 SET1 EI TDR0,#250 TDR1,#250 TM0,#0000_1111B TM1,#0000_1011B T0E T1E
Note: The contents of Timer data register TDRx should be initialized 1H~FFH, not 0H, because it is undefined after reset.
Example 2: Timer0 = 8-bit event counter mode Timer1 = 0.5ms 8-bit timer mode at 4MHz
LDM LDM LDM LDM SET1 SET1 EI TDR0,#250 TDR1,#250 TM0,#0001_1111B TM1,#0000_1011B T0E T1E
These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32,128, 512, 2048 selected by control bits T0CK[2:0] of register (TM0) and 1, 2, 8 selected by control bits T1CK[1:0] of register (TM1). In the Timer 0, timer register T0 increases from 00H until it matches TDR0 and then reset to 00H. The match output of Timer 0 generates Timer 0 interrupt (latched in T0IF bit). As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx. In counter function, the counter is increased every 0-to1(1-to-0) (rising & falling edge) transition of EC0 pin. In order to use counter function, the bit EC0 of the R0 Function Selection Register (R0FUNC.2) is set to "1". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not.
48
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
8-bit Timer Mode In the timer mode, the internal clock is used for counting up. Thus, you can think of it as counting internal clock input. The contents of TDRn are compared with the contents of up-counter, Tn. If match is found, a timer 1 interrupt (T1IF) is generated and the up-counter is cleared to 0.
Start count
Counting up is resumed after the up-counter is cleared. As the value of TDRn is changeable by software, time interval is set as you want
Source clock Up-counter TDR1 T1IF interrupt
0 n 1 2 3
Figure 12-3 Timer Mode Timing Chart
Example: Make 2ms interrupt using by Timer0 at 4MHz
LDM LDM SET1 EI
When
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ Match Detect Counter Clear n-2 n-1 n 0 1 2 3 4
TM0,#0FH TDR0,#125 T0E
; ; ; ;
divide by 32 8us x 125= 1ms Enable Timer 0 Interrupt Enable Master Interrupt
TM0 = 0000 1111B (8-bit Timer mode, Prescaler divide ratio = 32) TDR0 = 125D = 7DH fXIN = 4 MHz 1 INTERRUPT PERIOD = x 32 x 125 = 1 ms 4 x 106 Hz TDR1 7D MATCH (TDR0 = T0) 7B 7A
~~
7D 7C 8 s
Count Pulse Period
~~
up
-c o ~~
un
t
6 5 4 3 2 1
0
0 Interrupt period = 8 s x 125
TIME
Timer 1 (T1IF) Interrupt
Occur interrupt
Occur interrupt
Occur interrupt
Figure 12-4 Timer Count Example
SEP. 2004 Ver 2.00
49
HMS81C2012A/2020A
8-bit Event Counter Mode In this mode, counting up is started by an external trigger. This trigger means falling edge or rising edge of the EC0 pin input. Source clock is used as an internal clock selected with timer mode register TM0. The contents of timer data register TDR0 is compared with the contents of the upcounter T0. If a match is found, an timer interrupt request flag T0IF is generated, and the counter is cleared to "0". The counter is restart and count up continuously by every falling edge or rising edge of the EC0 pin input. The maximum frequency applied to the EC0 pin is fXIN/2 [Hz].
Start count ECn pin input
In order to use event counter function, the bit 2 of the R5 function register (R5FUNC.2) is required to be set to "1". After reset, the value of timer data register TDR0 is undefined, it should be initialized to between 1H~FFH, not to "0"The interval period of Timer is calculated as below equation.
1Period (sec) = ---------- x 2 x Divide Ratio x TDR0 f XIN
~ ~ ~ ~
Up-counter TDR1 T1IF interrupt
0 n
1
2
n-1
n
0
1
2
Figure 12-5 Event Counter Mode Timing Chart
~ ~ ~ ~ ~ ~ ~ ~
TDR1 disable enable
clear & start stop
up
-c o
un
t
~ ~
~ ~
TIME Timer 1 (T1IF) Interrupt Occur interrupt T1ST = 1 T1ST = 0 T1CN = 1 T1CN = 0 Occur interrupt
T1ST Start & Stop T1CN Control count
Figure 12-6 Count Operation of Timer / Event counter
50
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
12.2 16-bit Timer / Counter Mode
The Timer register is being run with 16 bits. A 16-bit timer/ counter register T0, T1 are increased from 0000H until it matches TDR0, TDR1 and then resets to 0000 H . The match output generates Timer 0 interrupt not Timer 1 interrupt. The clock source of the Timer 0 is selected either internal or external clock by bit T0CK[2:0]. In 16-bit mode, the bits T1CK[1:0] and 16BIT of TM1 should be set to "1" respectively.
7
6 -
5 0
4 X
3
2
1
0
TM0
-
CAP0 T0CK2 BTCL T0CK0 T0CN T0ST T0CK1 X X X X
ADDRESS: 0D0H INITIAL VALUE: --000000B
X means don't care 7 6 5 0 4 0 3 2 1 0 ADDRESS: 0D2H INITIAL VALUE: 00H
TM1
POL 16BIT PWM1E CAP1 BTCL T1CK0 T1CN T1ST T1CK1 X 1 1 1 X X
X means don't care T0CK[2:0] EDGE DETECTOR
EC0 PIN
/2
111 000 001 010 011 100 101 110 MUX TDR1 + TDR0 (16-bit) Higher byte Lower byte COMPARE DATA TIMER 0 + TIMER 1 TIMER 0 (16-bit) 0 1 T0CN Comparator F/F T0ST 0: Stop 1: Clear and start T1 + T0 (16-bit) clear TIMER 0 INTERRUPT (Not Timer 1 interrupt)
XIN PIN
Prescaler
/4 /8 / 32 / 128 / 512 / 2048
T0IF
T0O PIN
Figure 12-7 16-bit Timer/Counter
SEP. 2004 Ver 2.00
51
HMS81C2012A/2020A
12.3 8-bit Compare Output (16-bit)
The HMS81C20xxA has a function of Timer Compare Output. To pulse out, the timer match can goes to port pin(T0O, T1O) as shown in Figure 12-2 and Figure 12-7. Thus, pulse out is generated by the timer match. These operation is implemented to pin, T0O, PWM1O/T1O. In this mode, the bit PWM1O/T1O of R5 function register (R5FUNC.6) should be set to "1", and the bit PWM1E of timer1 mode register (TM1) should be set to "0". In addition, 16-bit Compare output mode is available, also. This pin output the signal having a 50 : 50 duty square wave, and output frequency is same as below equation.
Oscillation Frequency f COMP = --------------------------------------------------------------------------------2 x Prescaler Value x ( TDR + 1 )
12.4 8-bit Capture Mode
The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as shown in Figure 12-8. As mentioned above, not only Timer 0 but Timer 1 can also be used as a capture mode. The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when timer register T0 (T1) increases and matches TDR0 (TDR1). This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer. For example, in Figure 12-10, the pulse width of captured signal is wider than the timer data value (FFH) over 2 times. When external interrupt is occurred, the captured value (13H) is more little than wanted value. It can be obtained correct value by counting the number of timer overflow occurrence. Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1), to be captured into registers CDRx (CDR0, CDR1), respectively. After captured, Timer x register is cleared and restarts by hardware.
Note: The CDRx, TDRx and Tx are in same address. In the capture mode, reading operation is read the CDRx, not Tx because path is opened to the CDRx, and TDRx is only for writing operation.
It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.
52
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
.
7
6 -
5 1
4 X
3
2
1
0
TM0
-
CAP0 T0CK2 BTCL T0CK0 T0CN T0ST T0CK1 X X X X
ADDRESS: 0D0H INITIAL VALUE: --000000B
X means don't care 7 6 5 0 4 1 3 2 1 0 ADDRESS: 0D2H INITIAL VALUE: 00H
TM1
POL 16BIT PWM1E CAP1 BTCL T1CK0 T1CN T1ST T1CK1 X 0 T0CK[2:0] X X X X
X means don't care
Edge Detector
EC0 PIN
/2
111 T0ST 000 001 010 011 100 101 110 MUX IEDS[1:0] CDR0 (8-bit) T0CN clear Capture 0: Stop 1: Clear and start T0 (8-bit)
XIN PIN
Prescaler
/4 /8 / 32 / 128 / 512 / 2048
"01"
INT0 PIN
"10" T1CK[1:0] "11" T1ST /1 /2 /8 11 00 01 10 MUX T1CN clear Capture
INT0IF
INT0 INTERRUPT
0: Stop 1: Clear and start T1 (8-bit)
CDR1 (8-bit) IEDS[1:0]
"01"
INT1 PIN
"10" "11"
INT1IF
INT1 INTERRUPT
Figure 12-8 8-bit Capture Mode
SEP. 2004 Ver 2.00
53
HMS81C2012A/2020A
T0
co un t
n n-1
This value is loaded to CDR0
~ ~
~ ~
9 8 7 6
up -
5 4 3 2 1 0
~ ~
TIME
Ext. INT0 Pin
Interrupt Request ( INT0F ) Interrupt Interval Period
Ext. INT0 Pin
Interrupt Request ( INT0F ) Capture ( Timer Stop )
Delay Clear & Start
Figure 12-9 Input Capture Operation
Ext. INT0 Pin
Interrupt Request ( INT0F ) Interrupt Interval Period = FFH + 01H + FFH +01H + 13H = 213H Interrupt Request ( T0F ) FFH T0 13H 00H 00H FFH
Figure 12-10 Excess Timer Overflow in Capture Mode
54
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
12.5 16-bit Capture Mode
16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits. The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0CK0. In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to "1" respectively.
7
6 -
5 1
4 X
3
2
1
0
TM0
-
CAP0 T0CK2 BTCL T0CK0 T0CN T0ST T0CK1 X X X X
ADDRESS: 0D0H INITIAL VALUE: --000000B
X means don't care 7 6 5 0 4 X 3 2 1 0 ADDRESS: 0D2H INITIAL VALUE: 00H
TM1
POL 16BIT PWM1E CAP1 BTCL T1CK0 T1CN T1ST T1CK1 X 1 T0CK[2:0] 1 1 X X
X means don't care
Edge Detector
EC0 PIN
/2
111 T0ST 000 001 010 011 100 101 110 MUX IEDS[1:0] T0CN Capture CDR1 + CDR0 (16-bit) Higher byte Lower byte CAPTURE DATA "01" clear 0: Stop 1: Clear and start TDR1 + TDR0 (16-bit)
XIN PIN
Prescaler
/4 /8 / 32 / 128 / 512 / 2048
INT0 PIN
"10" "11"
INT0IF
INT0 INTERRUPT
Figure 12-11 16-bit Capture Mode
SEP. 2004 Ver 2.00
55
HMS81C2012A/2020A
Example 1: Timer0 = 16-bit timer mode, 0.5s at 4MHz
LDM LDM LDM LDM SET1 EI : : TM0,#0000_1111B;8uS TM1,#0100_1100B;16bit Mode TDR0,#<62500 ;8uS X 62500 TDR1,#>62500 ;=0.5s T0E
Example 3: Timer0 = 16-bit capture mode
LDM LDM LDM LDM LDM LDM SET1 EI : : R0FUNC,#0000_0001B;INT0 set TM0,#0010_1111B;Capture Mode TM1,#0100_1100B;16bit Mode TDR0,#<0FFH ; TDR1,#>0FFH ; IEDS,#01H;Falling Edge T0E
Example 2: Timer0 = 16-bit event counter mode
LDM LDM LDM LDM LDM SET1 EI : : R0FUNC,#0000_0100B;EC0 Set TM0,#0001_1111B;Counter Mode TM1,#0100_1100B;16bit Mode TDR0,#<0FFH ; TDR1,#>0FFH ; T0E
12.6 PWM Mode
The HMS81C2020A has a high speed PWM (Pulse Width Modulation) functions which shared with Timer1. In PWM mode, pin R56/PWM1O/T1O outputs up to a 10bit resolution PWM output. This pin should be configured as a PWM output by setting "1" bit PWM1O in R5FUNC.6 register. The period of the PWM output is determined by the T1PPR (PWM1 Period Register) and PWM1HR[3:2] (bit3,2 of PWM1 High Register) and the duty of the PWM output is determined by the T1PDR (PWM1 Duty Register) and PWM1HR[1:0] (bit1,0 of PWM1 High Register). The user writes the lower 8-bit period value to the T1PPR and the higher 2-bit period value to the PWM1HR[3:2]. And writes duty value to the T1PDR and the PWM1HR[1:0] same way. The T1PDR is configured as a double buffering for glitchless PWM output. In Figure 12-12, the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)
PWM Period = [PWM1HR[3:2]T1PPR] X Source Clock PWM Duty = [PWM1HR[1:0]T1PDR] X Source Clock
The relation of frequency and resolution is in inverse proportion. Table 12-2 shows the relation of PWM frequency vs. resolution.
56
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
If it needed more higher frequency of PWM, it should be reduced resolution.
Frequency Resolution 10-bit 9-bit 8-bit 7-bit T1CK[1:0] = 00(250nS) 3.9KHz 7.8KHz 15.6KHz 31.2KHz T1CK[1:0] = 01(500nS) 0.98KHZ 1.95KHz 3.90KHz 7.81KHz T1CK[1:0] = 10(2uS) 0.49KHZ 0.97KHz 1.95KHz 3.90KHz
The bit POL of TM1 decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High). It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 12-14. As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.
Table 12-2 PWM Frequency vs. Resolution at 4MHz
TM1
POL X
16BIT 0 -
PWM1E 1 -
CAP1 0 -
T1CK1 X
T1CK0 X
T1CN X
T1ST X
ADDRESS : D2H RESET VALUE : 00000000
PWM1HR
-
PWM1HR3PWM1HR2PWM1HR1PWM1HR0 X X X Duty High X
ADDRESS : D5H RESET VALUE : ----0000 Bit Manipulation Not Available
Period High PWM1HR[3:2] T1ST T0 clock source [T0CK] 0 : Stop 1 : Clear and Start T1PPR(8-bit)
X : The value "0" or "1" corresponding your operation.
COMPARATOR
R56/ PWM1O/T1O SQ
1
CLEAR
fXI
/1 /2 /8
MUX
(2-bit)
T1 ( 8-bit )
R POL PWM1O [R5FUNC.6]
COMPARATOR
T1CK[1:0]
T1CN Slave T1PDR(8-bit)
PWM1HR[1:0] Master T1PDR(8-bit)
Figure 12-12 PWM Mode
SEP. 2004 Ver 2.00
57
HMS81C2012A/2020A
~ ~
~ ~
Source clock T1 PWM1E T1ST T1CN PWM1O [POL=1] PWM1O [POL=0]
00 01 02 03 04 05
~~ ~~
Duty Cycle [ 80H x 250nS = 32uS ] Period Cycle [ 3FFH x 250nS = 255.75uS, 3.9KHz ] T1CK[1:0] = 00 ( fXI ) PWM1HR = 0CH T1PPR = FFH T1PDR = 80H
Duty PWM1HR1 PWM1HR0 0 0 T1PDR (8-bit) 80H
~ ~
Period
PWM1HR3 PWM1HR2 1 1
T1PPR (8-bit) FFH
Figure 12-13 Example of PWM at 4MHz
T1CK[1:0] = 10 ( 1uS ) PWM1HR = 00H T1PPR = 0EH T1PDR = 05H Source clock T1 PWM1O POL=1 Duty Cycle [ 05H x 2uS = 10uS ] Period Cycle [ 0EH x 2uS = 28uS, 35.5KHz ] Duty Cycle [ 05H x 2uS = 10uS ] Duty Cycle [ 05H x 2uS = 10uS ]
01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 01 02 03 04 05 06 07 08 09 0A 01 02 03 04 05
Write T1PPR to 0AH
~ ~
Figure 12-14 Example of Changing the Period in Absolute Duty Cycle (@4MHz)
~~~ ~~~ ~ ~ ~ ~ ~ ~
7F
80
81
3FF
00 01
02
03
Period Cycle [ 0AH x 2uS = 20uS, 50KHz ]
~ ~
Period changed
58
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
13. ANALOG DIGITAL CONVERTER
The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/D module has eight analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog supply voltage is connected to AVDD of ladder resistance of A/D module. The A/D module has two registers which are the control register ADCM and A/D result register ADR. The register ADCM, shown in Figure 13-1, controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/O. To use analog inputs, each port is assigned analog input port by setting the bit ANSEL[7:0] in R6FUNC register. Also it is assigned analog input port by setting the bit ANSEL[11:8] in R7FUNC register. And selected the corresponding channel to be converted by setting ADS[3:0]. How to Use A/D Converter The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 13-2. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 20 uS (at fXI=4 MHz)
ADCM
7 -
R/W R/W R/W R 3 2 1 0 ADS1 ADEN ADS3 ADS2 BTCL ADS0 ADST ADSF 6
R/W 5
R/W 4
ADDRESS: 0EAH INITIAL VALUE: -000 0001B A/D status bit 0: A/D conversion is in progress 1: A/D conversion is completed A/D start bit Setting this bit starts an A/D conversion. After one cycle, bit is cleared to "0" by hardware. Analog input channel select 0000: Channel 0 (AN0) 0001: Channel 1 (AN1) 0010: Channel 2 (AN2) 0011: Channel 3 (AN3) 0100: Channel 4 (AN4) 0101: Channel 5 (AN5) 0110: Channel 6 (AN6) 0111: Channel 7 (AN7) 1000: Channel 8 (AN8) 1001: Channel 9 (AN9) 1010: Channel 10 (AN10) 1011: Channel 11 (AN11) A/D converter Enable bit 0: A/D converter module turn off and current is not flow. 1: Enable A/D converter
R 7
R 6
R 5
R 4
ADCR
R 3 BTCL
R 2
R 1
R 0
ADDRESS: 0EBH INITIAL VALUE: Undefined
A/D Conversion Data
Figure 13-1 A/D Converter Control Register
SEP. 2004 Ver 2.00
59
HMS81C2012A/2020A
.
R6FUNC[7:0]
ADS[3:0]
R60/AN0 ANSEL0 R61/AN1 ANSEL1 R62/AN2 ANSEL2 R63/AN3 ANSEL3 R64/AN4 ANSEL4 R65/AN5 ANSEL5 R66/AN6 ANSEL6 R67/AN7 ANSEL7
0000
0001 "0" 0010 AVDD 0011 "1" ADEN
0100 LADDER RESISTOR 0101 8-bit DAC 0110 SUCCESSIVE APPROXIMATION CIRCUIT A/D INTERRUPT ADIF
0111
S/H Sample & Hold
ADR (8-bit) R7FUNC[3:0] A/D result register 1000 ANSEL8 R71/AN9 ANSEL9 R72/AN10 ANSEL10 R73/AN11 ANSEL11 1011 1010 1001
ADDRESS: E9H RESET VALUE: Undefined
R70/AN8
Figure 13-2 A/D Block Diagram
60
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
(2) Noise countermeasures
In order to maintain 8-bit resolution, attention must be paid to noise on pins AVDD and AN11 to AN0. Since the effect in-
ENABLE A/D CONVERTER
creases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected
externally as shown in Figure 13-4 in order to reduce noise.
A/D INPUT CHANNEL SELECT
Analog Input ANALOG REFERENCE SELECT 100~1000pF
AN11~AN0
A/D START ( ADST = 1 )
Figure 13-4 Analog Input Pin Connecting Capacitor
NOP
(3) Pins AN11/R73 to AN8/R70 and AN7/R67 to AN0/ R60 The analog input pins AN11 to AN0 also function as input/ output port (PORT R7 and R6) pins. When A/D conversion is performed with any of pins AN11 to AN0 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution. Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.
(4) AVDD pin input impedance A series resistor string of approximately 10K is connected between the AVDD pin and the AVSS pin.
ADSF = 1 NO YES READ ADCR
Figure 13-3 A/D Converter Operation Flow
A/D Converter Cautions (1) Input range of AN11 to AN0 The input voltage of AN11 to AN0 should be within the specification range. In particular, if a voltage above AVDD
or below AVSS is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.
Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the
series resistor string between the AVDD pin and the AVSS pin, and there will be a large reference voltage error.
SEP. 2004 Ver 2.00
61
HMS81C2012A/2020A
14. SERIAL PERIPHERAL INTERFACE
The Serial Peripheral Interface (SPI) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The Serial Peripheral Interface(SPI) is 8-bit clock synchronous type and consists of serial I/O register, serial I/O mode register, clock selection circuit octal counter and control circuit. The SOUT pin is designed to input and output. So Serial Peripheral Interface(SPI) can be operated with minimum two pin
SIOST SCK[1:0] /4 / 16 POL 00 01 10 11 SCLK PIN "11" not "11" SCK[1:0] IOSW MUX "0" Clock "1" Start
SIOSF
Prescaler
Complete
overflow
XIN PIN Timer0 Overflow
SPI CONTROL CIRCUIT
Clock
Octal Counter
SIOIF Serial communication Interrupt
SOUT PIN IOSWIN
SOUT
IOSWIN
1 Input shift register 0 Shift SIOR
SIN PIN
Internal Bus
Figure 14-1 SPI Block Diagram
62
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Serial I/O Mode Register(SIOM) controls serial I/O function. According to SCK1 and SCK0, the internal clock or external clock can be selected. The serial transmission operation mode is decided by setting the SM1 and SM0, and the polarity of transfer clock is selected by setting the POL. Serial I/O Data Register(SIOR) is a 8-bit shift register. First LSB is send or is received. When receiving mode, serial input pin is selected by IOSW. The SPI allows 8-bits of data to be synchronously transmitted and received.
To accomplish communication, typically three pins are used: - Serial Data In - Serial Data Out - Serial Clock R54/SIN R55/SOUT R53/SCLK
.
R/W 7
R/W 6
R/W 5 SM1
SIOM
POL IOSW
R/W R/W R/W R 3 2 1 0 SCK1 SM0 BTCL SCK0 SIOST SIOSF
R/W 4
ADDRESS: 0E0H INITIAL VALUE: 0000 0001B Serial transmission status bit 0: Serial transmission is in progress 1: Serial transmission is completed Serial transmission start bit Setting this bit starts an Serial transmission. After one cycle, bit is cleared to "0" by hardware. Serial transmission Clock selection 00: fXIN / 4 01: fXIN / 16 10: TMR0OV(Timer0 Overflow) 11: External Clock Serial transmission Operation Mode 00: Normal Port(R55,R54,R53) 01: Sending Mode(SOUT,R54,SCLK) 10: Receiving Mode(R55,SIN,SCLK) 11: Sending & Receiving Mode(SOUT,SIN,SCLK) Serial Input Pin Selection bit 0: SIN Pin Selection 1: IOSWIN Pin Selection
Serial Clock Polarity Selection bit 0: Data Transmission at Falling Edge Received Data Latch at Rising Edge 1: Data Transmission at Rising Edge Received Data Latch at Falling Edge R/W R/W R/W R/W R/W R/W R/W R/W 7 6 5 4 3 2 1 0 BTCL
SIOR
ADDRESS: 0E1H INITIAL VALUE: Undefined
Sending Data at Sending Mode Receiving Data at Receiving Mode
Figure 14-2 SPI Control Register
SEP. 2004 Ver 2.00
63
HMS81C2012A/2020A
14.1 Transmission/Receiving Timing
The serial transmission is started by setting SIOST(bit1 of SIOM) to "1". After one cycle of SCK, SIOST is cleared automatically to "0". The serial output data from 8-bit shift register is output at falling edge of SCLK. And input data is latched at rising edge of SCLK pin. When transmission clock is counted 8 times, serial I/O counter is cleared as `0". Transmission clock is halted in "H" state and serial I/ O interrupt(IFSIO) occurred.
SIOST SCLK [R53] (POL=0)
SOUT [R55] SIN [R54] (IOSW=0) IOSWIN [R55] (IOSW=1) SIOSF (SPI Status) SPIIF (SPI Int. Req)
D0 D0 D0
D1 D1 D1
D2 D2 D2
D3 D3 D3
D4 D4 D4
D5 D5 D5
D6 D6 D6
D7 D7 D7
Figure 14-3 SPI Timing Diagram at POL=0
SIOST SCLK [R53] (POL=1)
SOUT [R55] SIN [R54] (IOSW=0) IOSWIN [R55] (IOSW=1) SIOSF (SPI Status) SPIIF (SPI Int. Req)
D0 D0 D0
D1 D1 D1
D2 D2 D2
D3 D3 D3
D4 D4 D4
D5 D5 D5
D6 D6 D6
D7 D7 D7
Figure 14-4 SPI Timing Diagram at POL=1
64
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
14.2 The method of Serial I/O
Select transmission/receiving mode
Note: When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%.
The SIO interrupt is generated at the completion of SIO and SIOSF is set to "1". In SIO interrupt service routine, correct transmission should be tested. In case of receiving mode, the received data is acquired by reading the SIOR.
In case of sending mode, write data to be send to SIOR. Set SIOST to "1" to start serial transmission.
Note: If both transmission mode is selected and transmission is performed simultaneously it would be made error.
14.3 The Method to Test Correct Transmission
Serial I/O Interrupt Service Routine 0
SIOSF 1 SE = 0
Abnormal
Write SIOM
SR 1 Normal Operation
0
Overrun Error
- SE : Interrupt Enable Register Low IENL(Bit3) - SR : Interrupt Request Flag Register Low IRQL(Bit3)
Figure 14-5 Serial Method to Test Transmission
SEP. 2004 Ver 2.00
65
HMS81C2012A/2020A
15. BUZZER FUNCTION
The buzzer driver block consists of 6-bit binary counter, buzzer register BUR, and clock source selector. It generates square-wave which has very wide range frequency (480Hz ~ 250kHz at fXIN= 4MHz) by user software. A 50% duty pulse can be output to R03/BUZO pin to use for piezo-electric buzzer drive. Pin R03 is assigned for output
port of Buzzer driver by setting the bit 3 of R0FUNC(address 0F4H) to "1". At this time, the pin R03 must be defined as
The bit 0 to 5 of BUR determines output frequency for buzzer driving. Equation of frequency calculation is shown below.
f XIN f BUZ = --------------------------------------------------------------------------2 x DivideRatio x ( BUR + 1 )
output mode (the bit 3 of R0IO=1). Example: 5kHz output at 4MHz.
LDM LDM LDM
X means don't care
fBUZ: Buzzer frequency fXIN: Oscillator frequency Divide Ratio: Prescaler divide ratio by BUCK[1:0] BUR: Lower 6-bit value of BUR. Buzzer period value.
R0IO,#XXXX_1XXXB BUR,#0011_0010B R0FUNC,#XXXX_1XXXB
The frequency of output signal is controlled by the buzzer control register BUR.The bit 0 to bit 5 of BUR determine output frequency for buzzer driving.
R03 port data /8 Prescaler /16 /32 /64 6-bit binary 00 01 10 11 MUX 2 Comparator Compare data 3 6 BUR [0DEH] Internal bus line R0FUNC Port selection [0F4H] 6-BIT COUNTER /2 F/F 0 1
XIN PIN
R03/BUZO PIN
Figure 15-1 Block Diagram of Buzzer Driver
ADDRESS : 0F4H RESET VALUE : ---- 0000B W W
EC0
ADDRESS: 0DEH RESET VALUE: Undefined W W W W W W W W
W
INT1
W
INT0
R0FUNC
-
-
-
-
BUZO
BUR
BUCK1 BUCK0
BUR[5:0] Buzzer Period Data R03/BUZO Selection 0: R03 port (Turn off buzzer) 1: BUZO port (Turn on buzzer) Source clock select 00: / 8 01: / 16 10: / 32 11: / 64
Figure 15-2 R0FUNC and Buzzer Register
66
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Note: BUR is undefined after reset, so it must be initialized to between 1H and 3FH by software. Note that BUR is a write-only register.
The 6-bit counter is cleared and starts the counting by writing signal at BUR register. It is incremental from 00H until it matches 6-bit BUR value. When main-frequency is 4MHz, buzzer frequency is shown as below table.
BUR [5:0] 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F BUR[7:6] 00 7.576 7.353 7.143 6.944 6.757 6.579 6.410 6.250 6.098 5.952 5.814 5.682 5.556 5.435 5.319 5.208 5.102 5.000 4.902 4.808 4.717 4.630 4.545 4.464 4.386 4.310 4.237 4.167 4.098 4.032 3.968 3.907 01 3.788 3.676 3.571 3.472 3.378 3.289 3.205 3.125 3.049 2.976 2.907 2.841 2.778 2.717 2.660 2.604 2.551 2.500 2.451 2.404 2.358 2.315 2.273 2.232 2.193 2.155 2.119 2.083 2.049 2.016 1.984 1.953 10 1.894 1.838 1.786 1.736 1.689 1.645 1.603 1.563 1.524 1.488 1.453 1.420 1.389 1.359 1.330 1.302 1.276 1.250 1.225 1.202 1.179 1.157 1.136 1.116 1.096 1.078 1.059 1.042 1.025 1.008 0.992 0.977 11 0.947 0.919 0.893 0.868 0.845 0.822 0.801 0.781 0.762 0.744 0.727 0.710 0.694 0.679 0.665 0.651 0.638 0.625 0.613 0.601 0.590 0.579 0.568 0.558 0.548 0.539 0.530 0.521 0.512 0.504 0.496 0.488
BUR [5:0] 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
BUR[7:6] 00 250.000 125.000 83.333 62.500 50.000 41.667 35.714 31.250 27.778 25.000 22.727 20.833 19.231 17.857 16.667 15.625 14.706 13.889 13.158 12.500 11.905 11.364 10.870 10.417 10.000 9.615 9.259 8.929 8.621 8.333 8.065 7.813 01 125.000 62.500 41.667 31.250 25.000 20.833 17.857 15.625 13.889 12.500 11.364 10.417 9.615 8.929 8.333 7.813 7.353 6.944 6.579 6.250 5.952 5.682 5.435 5.208 5.000 4.808 4.630 4.464 4.310 4.167 4.032 3.906 10 62.500 31.250 20.833 15.625 12.500 10.417 8.929 7.813 6.944 6.250 5.682 5.208 4.808 4.464 4.167 3.906 3.676 3.472 3.289 3.125 2.976 2.841 2.717 2.604 2.500 2.404 2.315 2.232 2.155 2.083 2.016 1.953 11 31.250 15.625 10.417 7.813 6.250 5.208 4.464 3.906 3.472 3.125 2.841 2.604 2.404 2.232 2.083 1.953 1.838 1.736 1.645 1.563 1.488 1.420 1.359 1.302 1.250 1.202 1.157 1.116 1.078 1.042 1.008 0.977
SEP. 2004 Ver 2.00
67
HMS81C2012A/2020A
16. INTERRUPTS
The HMS81C20xxA interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Priority circuit, and Master enable flag ("I" flag of PSW). Nine interrupt sources are provided. The configuration of interrupt circuit is shown in Figure 16-2. The External Interrupts INT0 and INT1 each can be transition-activated (1-to-0 or 0-to-1 transition) by selection IEDS. The flags that actually generate these interrupts are bit INT0F and INT1F in register IRQH. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. The Timer 0 ~ Timer 1 Interrupts are generated by TxIF which is set by a match in their respective timer/counter register. The Basic Interval Timer Interrupt is generated by BITIF which is set by an overflow in the timer register. The AD converter Interrupt is generated by ADIF which is set by finishing the analog to digital conversion. The Watchdog timer Interrupt is generated by WDTIF which set by a match in Watchdog timer register. The Basic Interval Timer Interrupt is generated by BITIF which are set by a overflow in the timer counter register. The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW on page 23), the interrupt enable register (IENH, IENL), and the interrupt request flags (in IRQH and IRQL) except Power-on reset and software BRK interrupt. Below table shows the Interrupt priority.
Reset/Interrupt Hardware Reset External Interrupt 0 External Interrupt 1 Timer/Counter 0 Timer/Counter 1 ADC Interrupt Watchdog Timer Basic Interval Timer Serial Communication Symbol RESET INT0 INT1 TIMER0 TIMER1 ADC WDT BIT SCI Priority 1 2 3 4 5 6 7 8
Vector addresses are shown in Figure 8-6 on page 25. Interrupt enable registers are shown in Figure 16-3. These registers are composed of interrupt enable flags of each interrupt source and these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.
R/W
R/W
R/W
R/W T1IF
-
-
-
LSB
IRQH
INT0IF INT1IF T0IF
MSB
ADDRESS: 0E4H INITIAL VALUE: 0000 ----B
Timer/Counter 1 interrupt request flag Timer/Counter 0 interrupt request flag External interrupt 1 request flag External interrupt 0 request flag R/W R/W R/W R/W
SPIF
-
-
-
LSB
IRQL
ADIF
WDTIF BITIF
MSB
ADDRESS: 0E5H INITIAL VALUE: 0000 ----B Serial Communication interrupt request flag Basic Interval imer interrupt request flag Watchdog timer interrupt request flag A/D Conver interrupt request flag
Figure 16-1 Interrupt Request Flag
68
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
.
Internal bus line I-flag is in PSW, it is cleared by "DI", set by "EI" instruction. When it goes interrupt service, I-flag is cleared by hardware, thus any other interrupt are inhibited. When interrupt service is completed by "RETI" instruction, I-flag is set to "1" by hardware.
[0E2H] IRQH [0E4H] INT0 INT1 Timer 0 Timer 1 INT0IF INT1IF T0IF T1IF
IENH
Interrupt Enable Register (Higher byte)
Release STOP
Priority Control
To CPU I-flag Interrupt Master Enable Flag Interrupt Vector Address Generator
IRQL [0E5H] A/D Converter Watchdog Timer BIT Serial Communication ADIF WDTIF BITIF SIOIF
[0E3H]
IENL
Interrupt Enable Register (Lower byte)
Internal bus line
Figure 16-2 Block Diagram of Interrupt
R/W R/W
INT1E
R/W
T0E
R/W
T1E
-
-
-
LSB
IENH
INT0E
MSB
ADDRESS: 0E2H INITIAL VALUE: 0000 ----B
Timer/Counter 1 interrupt enable flag Timer/Counter 0 interrupt enable flag External interrupt 1 enable flag External interrupt 0 enable flag R/W R/W
WDTE
R/W
BITE
R/W
SPIE
-
-
-
LSB
IENL
ADE
MSB
ADDRESS: 0E3H INITIAL VALUE: 0000 ----B Serial Communication interrupt enable flag Basic Interval imer interrupt enable flag Watchdog timer interrupt enable flag A/D Convert interrupt enable flag
VALUE 0: Disable 1: Enable
Figure 16-3 Interrupt Enable Flag
SEP. 2004 Ver 2.00
69
HMS81C2012A/2020A
16.1 Interrupt Sequence
An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 fXIN (2 s at fMAIN=4.19MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI]. Interrupt acceptance 1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled. 2. Interrupt request flag for the interrupt source accepted is cleared to "0". 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times. 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter. 5. The instruction stored at the entry address of the interrupt service program is executed.
System clock Instruction Fetch Address Bus
PC SP SP-1 SP-2 V.L. V.H. New PC
Data Bus Internal Read Internal Write
Not used
PCH
PCL
PSW
V.L.
ADL
ADH
OP code
Interrupt Processing Step V.L. and V.H. are vector addresses. ADL and ADH are start addresses of interrupt service routine as vector contents.
Interrupt Service Task
Figure 16-4 Timing chart of Interrupt Acceptance and Interrupt Return Instruction
Basic Interval Timer Vector Table Address
Entry Address
When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.
0FFE6H 0FFE7H
012H 0E3H
0E312H 0E313H
0EH 2EH
Saving/Restoring General-purpose Register
Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.
A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.
During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory
70
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
area for saving registers. The following method is used to save/restore the generalpurpose registers. Example: Register save using push and pop instructions
INTxx: PUSH PUSH PUSH A X Y ;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
16.2 BRK Interrupt
Software interrupt can be invoked by BRK instruction, which has the lowest priority order. Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0. Each processing step is determined by B-flag as shown in Figure 16-5.
interrupt processing
POP POP POP RETI
Y X A
;RESTORE Y REG. ;RESTORE X REG. ;RESTORE ACC. ;RETURN
B-FLAG BRK or TCALL0 =1 BRK INTERRUPT ROUTINE RETI interrupt service task saving registers TCALL0 ROUTINE =0
General-purpose register save/restore using push and pop instructions;
main task acceptance of interrupt
RET
restoring registers interrupt return
Figure 16-5 Execution of BRK/TCALL0
SEP. 2004 Ver 2.00
71
HMS81C2012A/2020A
16.3 Multi Interrupt
If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced. However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.
Main Program service
Example: During Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.
TIMER 1 service INT0 service
enable INT0 disable other EI Occur TIMER1 interrupt
Occur INT0
TIMER1: PUSH PUSH PUSH LDM LDM EI : : : : : : LDM LDM POP POP POP RETI
A X Y IENH,#80H IENL,#0
;Enable INT0 only ;Disable other ;Enable Interrupt
enable INT0 enable other
IENH,#0F0H ;Enable all interrupts IENL,#0F0H Y X A
In this example, the INT0 interrupt can be serviced without any pending, even TIMER1 is in progress. Because of re-setting the interrupt enable registers IENH,IENL and master enable "EI" in the TIMER1 routine.
Figure 16-6 Execution of Multi Interrupt
72
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
16.4 External Interrupt
The external interrupt on INT0 and INT1 pins are edge triggered depending on the edge selection register IEDS (address 0F8H) as shown in Figure 16-7. The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge. Example: To use as an INT0 and INT1
: : ;**** Set port as an input port R00,R01 LDM R0IO,#1111_1100B ; ;**** Set port as an interrupt port LDM R0FUNC,#0000_0011B ; ;**** Set Falling-edge Detection LDM IEDS,#0000_0101B : : :
INT1 pin
INT1IF INT1 INTERRUPT
INT0 pin
INT0IF INT0 INTERRUPT 2 IEDS [0E6H] 2 Edge selection Register
Response Time The INT0 and INT1 edge are latched into INT0IF and INT1IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 16-8shows interrupt response timings.
Figure 16-7 External Interrupt Block Diagram
INT0 and INT1 are multiplexed with general I/O ports (R00 and R01). To use as an external interrupt pin, the bit of R4 port mode register R0FUNC should be set to "1" correspondingly.
max. 12 fXIN
8 fXIN
Interrupt Interrupt goes latched active
Interrupt processing
Interrupt routine
Figure 16-8 Interrupt Response Timing Diagram
SEP. 2004 Ver 2.00
73
HMS81C2012A/2020A
W
W -
W -
W -
W
W
W INT1
W INT0 ADDRESS: 0F4H INITIAL VALUE: ---- 0000B
R0FUNC
MSB
-
BUZO EC0 BTCL
LSB 0: R00 1: INT0 0: R01 1: INT1 0: R02 1: EC0 0: R03 1: BUZO
MSB R/W R/W R/W
LSB R/W ADDRESS: 0E6H INITIAL VALUE: ---- 0000B
IEDS
-
-
-
-
IED1H IED1L IED0H IED0L BTCL INT1 INT0
Edge selection register 00: Reserved 01: Falling (1-to-0 transition) 10: Rising (0-to-1 transition) 11: Both (Rising & Falling)
Figure 16-9 R0FUNC and IEDS Registers
74
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
17. Power Saving Mode
For applications where power consumption is a critical factor, device provides four kinds of power saving functions, STOP mode, Sub-active mode and Wake-up Timer mode (Stand-by mode, Watch mode). Table 17-1 shows the status of each Power Saving Mode.
Peripheral RAM Control Registers I/O Ports CPU Timer0 Oscillation Sub Oscillation Prescaler Entering Condition [WAKEUP]
STOP Mode Retain Retain Retain Stop Stop Stop Stop Stop 0
Sub-active Mode Retain Retain Retain Operation Operation Stop Oscillation Operation 0
Wake-up Timer Mode Stand-by Mode Retain Retain Retain Stop Operation Oscillation Stop / 2048 only 1 Watch Mode Retain Retain Retain Stop Operation Stop Oscillation / 2048 only 1
Table 17-1 Power Saving Mode
The power saving function is activated by execution of STOP instruction and by execution of STOP instruction after setting the corresponding status (WAKEUP) of
CKCTLR. We shows the release sources from each Power Saving Mode
Release Source RESET RCWDT EXT.INT0 EXT.INT1 Timer0
STOP Mode O O O X
Sub-active Mode O O O X
Wake-up Timer Mode Stand-by Mode O O O O Watch Mode O O O O
Table 17-2 Release Sources from Power Saving Mode
SEP. 2004 Ver 2.00
75
HMS81C2012A/2020A
17.1 Operating Mode
SUB-ACTIVE Mode
fXI : Main clock frequency fSXI : sub clock frequency fSYS : fXI,fXI/4,fXI/8,fXI/32 fSUB : fSXI,fSXI/4,fSXI/8,fSXI/32 cpu : system clock tmr : timer0 clock peri : peripheral clock
CKCTLR = CKCTLR[6:5]
SCMR.1 = 1 SCMR.0 = 0/1 fXI : stop fSXI : oscillation cpu : fSUB tmr : fSUB peri : fSUB
CKCTLR[10] + STOP
TIMER0 EXT_INT RESET RC_WDT
SCMR.0 = 0 + SCMR.1 = 0
SCMR.1 = 1
STANDBY Mode SCMR.1 = 0 fXI : oscillation fSXI : oscillation cpu : stop tmr : ps11(fXI) peri : stop
CKCTLR[10] + STOP TIMER0 EXT_INT RESET RC_WDT
ACTIVE Mode SCMR.1 = 0 fXI : oscillation fSXI : oscillation cpu : fSYS tmr : fSYS peri : fSYS
WATCH Mode SCMR.1 = 1 fXI : stop fSXI : oscillation cpu : stop tmr : ps11(fSXI) peri : stop
CKCTLR[00] + STOP
EXT_INT RESET RC_WDT
STOP Mode SCMR.2 = 1 (SUB_CLK OFF) fXI : stop fSXI : stop cpu : stop tmr : stop peri : stop
CKCTLR[00] + STOP
EXT_INT RESET RC_WDT
System Clock Mode Register SCMR CS1 CS0 SUBOFF CLKSEL MAINOFF ADDRESS : FAH RESET VALUE : ---00000
CS[1:0]
Clock selection enable bits 00 : fXI 10 : fXI / 8 01 : fXI / 4
CLKSEL
11 : fXI / 32 MAINOFF
Clock selection bit 0 : Main clock selection 1 : Sub clock selection Main clock control bit 0: On main clock 1: Off main clock
SUBOFF
Sub clock control bit 0: On sub clock 1: Off sub clock
76
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
17.2 Stop Mode
In the Stop mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up. * The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held. * The program counter stop the address of the instruction to be executed after the instruction "STOP" which starts the STOP operating mode. The Stop mode is activated by execution of STOP instruction after clearing the bit WAKEUP of CKCTLR to "0". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation) In the Stop mode of operation, VDD can be reduced to minimize power consumption. Care must be taken, however, to ensure that VDD is not reduced before the Stop mode is invoked, and that VDD is restored to its normal operating level, before the Stop mode is terminated. The reset should not be activated before VDD is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.
Note: After STOP instruction, at least two or more NOP instruction should be written Ex) LDM CKCTLR,#0000_1110B STOP NOP NOP
Release the STOP mode The exit from STOP mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values. If I-flag = 1, the normal interrupt response takes place. If Iflag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 17-1) When exit from Stop mode by external interrupt, enough oscillation stabilization time is required to normal operation. Figure 17-2 shows the timing diagram. When release the Stop mode, the Basic interval timer is activated on wake-up. It is increased from 00H until FFH. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By reset, exit from Stop mode is shown in Figure .
STOP INSTRUCTION STOP Mode
Interrupt Request =0
Corresponding Interrupt Enable Bit (IENH, IENL)
IEXX =1
STOP Mode Release =0
In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (VDD/VSS); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.
Master Interrupt Enable Bit PSW[2]
I-FLAG =1
Interrupt Service Routine
Next INSTRUCTION
Figure 17-1 STOP Releasing Flow by Interrupts
SEP. 2004 Ver 2.00
77
HMS81C2012A/2020A
.
Oscillator (XIN pin) Internal Clock External Interrupt
~~ ~~
STOP Instruction Executed
~ ~ ~ ~ ~ ~ ~~ ~~
~ ~ ~ ~ ~~ ~~
BIT Counter
n
n+1 n+2
n+3
0 Clear
1
FE
FF
0
1
2
Normal Operation
Stop Operation
tST > 20ms by software
Normal Operation
Before executing Stop instruction, Basic Interval Timer must be set properly by software to get stabilization time which is longer than 20ms.
Figure 17-2 STOP Mode Release Timing by External Interrupt
STOP Mode
~ ~
Oscillator (XI pin) Internal Clock RESETB Internal RESETB
~ ~
STOP Instruction Execution Time can not be control by software
Figure 17-3 Timing of STOP Mode Release by RESET
~~ ~~ ~ ~ ~ ~
Stabilization Time tST = 64mS @4MHz
~~ ~~ ~ ~
17.3 Wake-up Timer Mode
In the Wake-up Timer mode, the on-chip oscillator is not stopped. Except the Prescaler(only 2048 divided ratio) and Timer0, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. The Wake-up Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)
Note: After STOP instruction, at least two or more NOP instruction should be written Ex) LDM TDR0,#0FFH LDM TM0,#0001_1011B LDM CKCTLR,#0100_1110B STOP NOP NOP
In addition, the clock source of timer0 should be selected to 2048 divided ratio. Otherwise, the wake-up function can not work. And the timer0 can be operated as 16-bit timer with timer1. (refer to timer function)The period of wakeup function is varied by setting the timer data register 0, TDR0.
78
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
Release the Wake-up Timer mode The exit from Wake-up Timer mode is hardware reset, Timer0 overflow or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts and Timer0 overflow allow both on-chip RAM and Control registers to retain their values. If I-flag = 1, the normal interrupt response takes place. If I~ ~
Oscillator (XI pin) CPU Clock Interrupt Request
STOP Instruction Execution
flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.(refer to Figure 17-1) When exit from Wake-up Timer mode by external interrupt or timer0 overflow, the oscillation stabilization time is not required to normal operation. Because this mode do not stop the on-chip oscillator shown as Figure 17-4.
~~ ~~ ~ ~
Normal Operation
Wake-up Timer Mode ( stop the CPU clock )
Normal Operation Do not need Stabilization Time
Figure 17-4 Wake-up Timer Mode Releasing by External Interrupt or Timer0 Interrupt
17.4 Internal RC-Oscillated Watchdog Timer Mode
In the Internal RC-Oscillated Watchdog Timer mode, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. The Internal RC-Oscillated Watchdog Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP and RCWDT of CKCTLR to " 01 ". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)
Note: Caution: After STOP instruction, at least two or more NOP instruction should be written Ex) LDM WDTR,#1111_1111B LDM CKCTLR,#0010_1110B STOP NOP NOP
and Control registers to retain their values. If I-flag = 1, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to "0" and the bit WDTE of IENH is set to "1", the device will execute the watchdog timer interrupt service routine.(Figure 17-5) However, if the bit WDTON of CKCTLR is set to "1", the device will generate the internal RESET signal and execute the reset processing. (Figure 17-6) If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.(refer to Figure 17-1) When exit from Internal RC-Oscillated Watchdog Timer mode by external interrupt, the oscillation stabilization time is required to normal operation. Figure 17-5 shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from 00H until FFH. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By reset, exit from internal RC-Oscillated Watchdog Timer mode is shown in Figure 17-6.
The exit from Internal RC-Oscillated Watchdog Timer mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the onchip RAM. External interrupts allow both on-chip RAM
SEP. 2004 Ver 2.00
79
HMS81C2012A/2020A
~ ~
Oscillator (XI pin) Internal RC Clock
~ ~
~ ~ ~ ~
Internal Clock External Interrupt ( or WDT Interrupt )
~ ~
STOP Instruction Execution
~ ~
Clear Basic Interval Timer
~ ~ ~ ~
BIT Counter
N-2
N-1
N
N+1
N+2 RCWDT Mode
00
01
FE
FF
00
00 Normal Operation
~ ~
Normal Operation
Stabilization Time tST > 20mS
Figure 17-5 Internal RCWDT Mode Releasing by External Interrupt or WDT Interrupt
RCWDT Mode
~ ~
Oscillator (XI pin) Internal RC Clock
~ ~
~ ~ ~ ~
Internal Clock RESET RESET by WDT Internal RESET
~ ~
STOP Instruction Execution Time can not be control by software
Figure 17-6 Internal RCWDT Mode Releasing by RESET
~ ~ ~ ~
Stabilization Time tST = 64mS @4MHz
~ ~ ~ ~
17.5 Minimizing Current Consumption
The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.
Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (VDD/VSS); however, when the input level becomes higher
80
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the highimpedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.
But input voltage level should be VSS or VDD. Be careful that if unspecified voltage, i.e. if unfirmed voltage level (not VSSor VDD) is applied to input pin, there can be little current (max. 1mA at around 2V) flow. If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.
It should be set properly in order that current flow through port doesn't exist. First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.
VDD INPUT PIN internal pull-up INPUT PIN VDD VDD i=0 OPEN
VDD
O
i GND VDD
O
i
Very weak current flows
X
Weak pull-up current flows
X
OPEN
i=0
GND
O
O
When port is configured as an input, input level should be closed to 0V or 5V to avoid power consumption.
Figure 17-7 Application Example of Unused Input Port
OUTPUT PIN ON OPEN ON OFF i GND VDD ON OFF OFF
OUTPUT PIN VDD L ON OFF i GND OFF ON i=0 GND L VDD
O
X
X O
O
In the left case, Tr. base current flows from port to GND. To avoid power consumption, there should be low output to the port .
In the left case, much current flows from port to GND.
Figure 17-8 Application Example of Unused Output Port
SEP. 2004 Ver 2.00
81
HMS81C2012A/2020A
18. OSCILLATOR CIRCUIT
The HMS81C20xxA has two oscillation circuits internally. XIN and XOUT are input and output for main frequency and SXIN and SXOUT are input and output for sub frequenC1 XOUT C2 4.19MHz C2 32.768KHz
cy, respectively, inverting amplifier which can be configured for being used as an on-chip oscillator, as shown in Figure 18-1.
C1 SXOUT
XIN VSS
SXIN VSS
Recommend Crystal Oscillator Ceramic Resonator C1,C2 = 20pF C1,C2 = 30pF
Recommend C1,C2 = 100~120pF
Crystal or Ceramic Oscillator
Open
XOUT REXT
XOUT For selection R value, Refer to AC Characteristics
External Clock
XIN
XIN
External Oscillator
RC Oscillator (mask option)
Figure 18-1 Oscillation Circuit
Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. In addition, see Figure 18-2 for the layout of the crystal.
Note: Minimize the wiring length. Do not allow the wiring to intersect with other signal conductors. Do not allow the wiring to come near changing high current. Set the potential of the grounding position of the oscillator capacitor to that of VSS. Do not ground it to any ground pattern where high current is present. Do not fetch signals from the oscillator.
XOUT XIN
Figure 18-2 Layout of Oscillator PCB circuit
82
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
19. RESET
The HMS81C20xxA have two types of reset generation procedures; one is an external reset input, the other is a
On-chip Hardware Program counter RAM page register G-flag Operation mode (PC) (RPR) (G) Initial Value (FFFFH) - (FFFEH) 0 0 Main-frequency clock
watch-dog timer reset. Table 19-1 shows on-chip hardware initialization by reset action.
On-chip Hardware Peripheral clock Watchdog timer Control registers Power fail detector Initial Value Off Disable Refer to Table 8-1 on page 29 Disable
Table 19-1 Initializing Internal Status by Reset Action
19.1 External Reset Input
The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 19-2. Internal RAM is not affected by reset. When VDD is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before read or tested it. When the RESET pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH - FFFFH. A connection for simple power-on-reset is shown in Figure 19-1.
VCC
10k 7036P
+
to the RESET pin 10uF
Figure 19-1 Simple Power-on-Reset Circuit
1
2
3
4
5
6
7
~ ~
Oscillator (XIN pin) RESET
~ ~ ~ ~
ADDRESS BUS DATA BUS
?
?
?
?
FFFE FFFF Start
~~ ~~
?
?
?
?
FE
ADL
ADH
OP
Stabilization Time tST = 62.5mS at 4.19MHz
Figure 19-2 Timing Diagram after RESET
~ ~
RESET Process Step tST = 1 fMAIN /1024 x 256 MAIN PROGRAM
19.2 Watchdog Timer Reset
Refer to "11. WATCHDOG TIMER" on page 42.
SEP. 2004 Ver 2.00
83
HMS81C2012A/2020A
20. POWER FAIL PROCESSOR
The HMS81C20xxA has an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable or disable the power fail detect circuitry. Whenever VDD falls close to or below power fail voltage for 100ns, the power fail situation may reset or freeze MCU according to PFDM bit of PFDR. Refer to "7.4 DC Electrical Characteristics for Standard Pins(5V)" on page 16. In the in-circuit emulator, power fail function is not implemented and user can not experiment with it. Therefore, after final development of user program, this function may be experimented or evaluated.
Note: User can select power fail voltage level according to PFD0, PFD1 bit of CONFIG register(703FH) at the OTP (HMS87C20xxA) but must select the power fail voltage level to define PFD option of "Mask Order & Verification Sheet" at the mask chip(HMS81C20xxA). Because the power fail voltage level of mask chip (HMS81C20xxA) is determined according to mask option. Note: If power fail voltage is selected to 3.0V on 3V operation, MCU is freezed at all the times.
Power FailFunction Enable/Disable Level Selection
OTP PFDIS flag PFS0 bit PFS1 bit
MASK PFDIS flag Mask option
Table 20-1 Power fail processor
.
7
6
5
4
3
PFDR
R/W R/W 1 0 PFDIS PFDM PFS
R/W 2
ADDRESS: 0EFH INITIAL VALUE: ---- -100B Power Fail Status 0: Normal operate 1: Set to "1" if power fail is detected Operation Mode 0 : Normal operation regardless of power fail 1 : MCU will be reset by power fail detection Disable Flag 0: Power fail detection enable 1: Power fail detection disable
Figure 20-1 Power Fail Voltage Detector Register
84
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
RESET VECTOR
PFS =1 NO RAM CLEAR INITIALIZE RAM DATA
YES
PFS = 0 Skip the initial routine
INITIALIZE ALL PORTS INITIALIZE REGISTERS
FUNTION EXECUTION
Figure 20-2 Example S/W of RESET flow by Power fail
VDD Internal RESET VDD When PFR = 1 Internal RESET VDD Internal RESET 64mS t <64mS 64mS 64mS
VPFDMAX VPFDMIN
VPFDMAX VPFDMIN
VPFDMAX VPFDMIN
Figure 20-3 Power Fail Processor Situations
SEP. 2004 Ver 2.00
85
HMS81C2012A/2020A
21. OTP PROGRAMMING
21.1 DEVICE CONFIGURATION AREA
The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as security bit. Sixteen memory locations (7030H ~ 703FH) are designated as Customer ID recording locations where the user can store check-sum or other customer identification numbers. This area is not accessible during normal execution but is readable and writable during program / verify.
7030H DEVICE CONFIGURATION AREA 703FH ID ID ID ID ID ID ID ID ID ID ID ID ID ID ID CONFIG 7030H 7031H 7032H 7033H 7034H 7035H 7036H 7037H 7038H 7039H 703AH 703BH 703CH 703DH 703EH 703FH
7
6 R7X
5
4
3
2 LOCK
1
0 RCO
CONFIG
PFS1 PFS0
ADDRESS: 703FH INITIAL VALUE: -000 -0-0B External RC OSC Selection 0: Crystal or Resonator Oscillator 1: External RC Oscillator Code Protect 0 : Allow Code Read Out 1 : Lock Code Read Out PFD Level Selection 00: PFD = 2.7V 01: PFD = 2.7V 10: PFD = 3.0V 11: PFD = 2.4V R74, R75 Port Selection 0 : Sub Clock 1 : R74, R75
Figure 21-1 Device Configuration Area
86
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
64SDIP
CTL3 CTL2 CTL1 CTL0 VPP EPROM Enable VSS
A_D0 A_D1 A_D2 A_D3 A_D4 A_D5 A_D6 A_D7
R40 R41 R42 R43 R50 R51 R52 R53 R54 R55 R56 R57 RESET XI XO VSS SXI SXO AVSS R60 R61 R62 R63 R64 R65 R66 R67 R70 R71 R72 R73 AVDD
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
RA/Vdisp R35 R34 R33 R32 R31 R30 R27 R26 R25 R24 R23 R22 R21 R20 R17 R16 R15 R14 R13 R12 R11 R10 R07 R06 R05 R04 R03 R02 R01 R00 VDD
VDD
Figure 21-2 Pin Assignment (64SDIP) User Mode Pin Name
R53 R54 R55 R56 RESET XIN XOUT VSS R60 R61 R62 R63 R64 R65 R66 R67 VDD
Pin No.
8 9 10 11 13 14 15 16 20 21 22 23 24 25 26 27 33
EPROM MODE Pin Name
CTL3 CTL2 CTL1 CTL0 VPP EPROM Enable NC VSS A_D0 A_D1 A_D2 A_D3 A_D4 A_D5 A_D6 A_D7 VDD Connect to VDD (6.0V) Address Input Data Input/Output Address Input Data Input/Output Read/Write Control Address/Data Control Write Control 1 Write Control 0 Programming Power (0V, 12V) High Active, Latch Address in falling edge No connection Connect to VSS (0V) A8 A9 A10 A11 A12 A13 A14 A15 A0 A1 A2 A3 A4 A5 A6 A7 D0 D1 D2 D3 D4 D5 D6 D7
Description
P_Vb D_Ab
Table 21-1 Pin Description in EPROM Mode (HMS81C2020A)
SEP. 2004 Ver 2.00
87
HMS81C2012A/2020A
TSET1
THLD1
TDLY1
THLD2
TDLY2
EPROM Enable
TVPPS VIHP
~ ~ ~ ~
~ ~ ~ ~
VPP
TVDDS TVPPR
CTL0/1 CTL2 CTL3 A_D7~ A_D0 VDD
0V TCD1 VDD1H 0V TCD1
~~ ~~
~~ ~~
VDD1H TCD1 TCD1
0V
~ ~ ~ ~
~ ~ ~ ~
HA VDD1H High 8bit Address Input
LA
DATA IN
DATA OUT
LA
DATA IN
DATA OUT
~ ~
Low 8bit Address Input
Write Mode
Figure 21-3 Timing Diagram in Program (Write & Verify) Mode
~ ~
Verify
Low 8bit Address Input
Write Mode
Verify
88
SEP. 2004 Ver 2.00
HMS81C2012A/2020A
After input a high address, output data following low address input
TSET1 THLD1 TDLY1 THLD2 TDLY2
Anothe high address step
EPROM Enable
TVPPS VIHP
VPP
TVDDS TVPPR VDD2H
CTL0/1 CTL2 CTL3 A_D7~ A_D0 VDD
0V
0V TCD1
TCD2 VDD2H TCD1
TCD2
0V
HA VDD2H High 8bit Address Input
LA
DATA
LA
DATA
HA
LA
DATA
Low 8bit Address Input
DATA Output
Low 8bit Address Input
DATA Output
High 8bit Address Input
Low 8bit Address Input
DATA Output
Figure 21-4 Timing Diagram in READ Mode Parameter Programming Supply Current Supply Current in EPROM Mode VPP Level during Programming VDD Level in Program Mode VDD Level in Read Mode CTL3~0 High Level in EPROM Mode CTL3~0 Low Level in EPROM Mode A_D7~A_D0 High Level in EPROM Mode A_D7~A_D0 Low Level in EPROM Mode VDD Saturation Time VPP Setup Time VPP Saturation Time EPROM Enable Setup Time after Data Input EPROM Enable Hold Time after TSET1 Symbol IVPP IVDDP VIHP VDD1H VDD2H VIHC VILC VIHAD VILAD TVDDS TVPPR TVPPS TSET1 THLD1 MIN 11.5 5 0.8VDD 0.9VDD 1 1 TYP 12.0 6 2.7 200 500 MAX 50 20 12.5 6.5 0.2VDD 0.1VDD 1 Unit mA mA V V V V V V V mS mS mS nS nS
Table 21-2 AC/DC Requirements for Program/Read Mode
SEP. 2004 Ver 2.00
89
HMS81C2012A/2020A
EPROM Enable Delay Time after THLD1 EPROM Enable Hold Time in Write Mode EPROM Enable Delay Time after THLD2 CTL2,1 Setup Time after Low Address input and Data input CTL1 Setup Time before Data output in Read and Verify Mode
TDLY1 THLD2 TDLY2 TCD1 TCD2
200 100 200 100 100
nS nS nS nS nS
Table 21-2 AC/DC Requirements for Program/Read Mode
START
Set VDD=VDD1H Report Programming failure FAIL Verify of all address Report Verify failure FAIL
Set VPP=VIHP
Verify blank PASS First Address Location Next address location
VDD=6V & 2.7V Verify PASS Report Programming OK
VPP=0V N=1 VDD=0V N=N+1 YES EPROM Write 100uS program time N 10 NO END
Verify PASS Apply 3x program cycle
FAIL
NO
Last address ? YES
Figure 21-5 Programming Flow Chart
90
SEP. 2004 Ver 2.00
APPENDIX
GMS800 Series
A. CONTROL REGISTER LIST
Address 00C0 00C1 00C2 00C3 00C4 00C5 00C6 00C7 00C8 00C9 00CA 00CB 00CC 00CD 00CE 00CF 00D0 00D1 00D2 00D3 Register Name R0 port data register R0 port I/O direction register R1 port data register R1 port I/O direction register R2 port data register R2 port I/O direction register R3 port data register R3 port I/O direction register R4 port data register R4 port I/O direction register R5 port data register R5 port I/O direction register R6 port data register R6 port I/O direction register R7 port data register R7 port I/O direction register Timer mode register 0 Timer 0 register Timer 0 data register Capture 0 data register Timer mode register 1 Timer 1 data register PWM 1 period register Timer 1 register 00D4 00D5 00DE 00E0 00E1 00E2 00E3 00E4 00E5 00E6 00EA PWM 1 duty register Capture 1 data register PWM 1 High register Buzzer driver register Serial I/O mode register Serial I/O data register Interrupt enable register high Interrupt enable register low Interrupt request flag register high Interrupt request flag register low External interrupt edge selection register A/D converter mode register Symbol R0 R0IO R1 R1IO R2 R2IO R3 R3IO R4 R4IO R5 R5IO R6 R6IO R7 R7IO TM0 T0 TDR0 CDR0 TM1 TDR1 T1PPR T1 T1PDR CDR1 PWM1HR BUR SIOM SIOR IENH IENL IRQH IRQL IEDS ADCM R/W R/W W R/W W R/W W R/W W R/W W R/W W R/W W R/W W R/W R W R R/W W W R R/W R W W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value
76543210
Page 35 35 36 36 36 36 36 36 36 36 37 37 37 37 38 38 45 46 45 52 45 45 57 46 57 52 56 65 62 62 68 68 67 67 73 58
Undefined 00000000 Undefined 00000000 Undefined 00000000 Undefined - - 000000 Undefined - - - -0000 Undefined 00000000 Undefined 00000000 Undefined - - 000000 - - 000000 00000000 11111111 00000000 00000000 11111111 11111111 00000000 00000000 00000000 - - - -0000 11111111 00000001 Undefined 0000- - - 0000- - - 0000- - - 0000- - - - - - -0000 - 0000001
SEP. 2004
i
GMS800 Series
Address 00EB 00EC 00ED 00EF 00F4 00F5 00F6 00F7 00F8 00F9 00FA 00FB
Register Name A/D converter data register Basic interval timer mode register Clock control register Watchdog Timer Register Watchdog Timer Register Power fail detection register R0 Function selection register R4 Function selection register R5 Function selection register R6 Function selection register R7 Function selection register R5 N-MOS open drain selection register System clock mode register RA port data register
Symbol ADCR BITR CKCTLR WDTR WDTR PFDR R0FUNC R4FUNC R5FUNC R6FUNC R7FUNC R5MPDR SCMR RA
R/W R R W R W R/W W W W W W W R/W R
Initial Value
76543210
Page 58 40 40 42 42 83 35 36 37 37 38 37 75 35
Undefined 00000000 - 0010111 00000000 01111111 - - - - -100 - - - -0000 -------0 -0-----00000000 - - - -0000 00000000 - - - 00000 Undefined
ii
SEP. 2004
GMS800 Series
B. INSTRUCTION
B.1 Terminology List
Terminology A X Y PSW #imm dp !abs [] {} { }+ .bit A.bit dp.bit M.bit rel upage n + x Accumulator X - register Y - register Program Status Word 8-bit Immediate data Direct Page Offset Address Absolute Address Indirect expression Register Indirect expression Register Indirect expression, after that, Register auto-increment Bit Position Bit Position of Accumulator Bit Position of Direct Page Memory Bit Position of Memory Data (000H~0FFFH) Relative Addressing Data U-page (0FF00H~0FFFFH) Offset Address Table CALL Number (0~15) Addition
0 Bit Position
Description
Upper Nibble Expression in Opcode
y - x / ()
1 Bit Position
Upper Nibble Expression in Opcode
Subtraction Multiplication Division Contents Expression AND OR Exclusive OR NOT Assignment / Transfer / Shift Left Shift Right Exchange Equal Not Equal
~ =
SEP. 2004
iii
GMS800 Series
B.2 Instruction Map
LOW 00000 HIGH
00 -
00001 01 SET1 dp.bit
00010 02
00011 03
00100 04 ADC #imm SBC #imm CMP #imm OR #imm AND #imm EOR #imm LDA #imm LDM dp,#imm
00101 05 ADC dp SBC dp CMP dp OR dp AND dp EOR dp LDA dp STA dp
00110 06 ADC dp+X SBC dp+X CMP dp+X OR dp+X AND dp+X EOR dp+X LDA dp+X STA dp+X
00111 07 ADC !abs SBC !abs CMP !abs OR !abs AND !abs EOR !abs LDA !abs STA !abs
01000 08 ASL A ROL A LSR A ROR A INC A DEC A TXA
01001 09 ASL dp ROL dp LSR dp ROR dp INC dp DEC dp LDY dp STY dp
01010 0A
01011 0B
01100 0C BIT dp COM dp TST dp CMPX dp CMPY dp DBNE dp LDX dp STX dp
01101 0D POP A POP X POP Y POP PSW CBNE dp+X XMA dp+X LDX dp+Y STX dp+Y
01110 0E PUSH A PUSH X PUSH Y PUSH PSW TXSP
01111 0F BRK BRA rel PCALL Upage RET INC X DEC X DAS
000
BBS BBS A.bit,rel dp.bit,rel
TCALL SETA1 0 .bit TCALL CLRA1 2 .bit TCALL 4 TCALL 6 NOT1 M.bit OR1 OR1B
001
CLRC
010
CLRG
011
DI
100
CLRV
TCALL AND1 8 AND1B TCALL EOR1 10 EOR1B TCALL 12 TCALL 14 LDC LDCB STC M.bit
101
SETC
TSPX
110
SETG
XCN
111
EI
TAX
XAX
STOP
LOW 10000 HIGH
10 BPL rel BVC rel BCC rel BNE rel BMI rel BVS rel BCS rel BEQ rel
10001 11 CLR1
dp.bit
10010 12 BBC
A.bit,rel
10011 13 BBC
dp.bit,rel
10100 14 ADC {X} SBC {X} CMP {X} OR {X} AND {X} EOR {X} LDA {X} STA {X}
10101 15 ADC !abs+Y SBC !abs+Y CMP !abs+Y OR !abs+Y AND !abs+Y EOR !abs+Y LDA !abs+Y STA !abs+Y
10110 16 ADC [dp+X] SBC [dp+X] CMP [dp+X] OR [dp+X] AND [dp+X] EOR [dp+X] LDA [dp+X] STA [dp+X]
10111 17 ADC [dp]+Y SBC [dp]+Y CMP [dp]+Y OR [dp]+Y AND [dp]+Y EOR [dp]+Y LDA [dp]+Y STA [dp]+Y
11000 18 ASL !abs ROL !abs LSR !abs ROR !abs INC !abs DEC !abs LDY !abs STY !abs
11001 19 ASL dp+X ROL dp+X LSR dp+X ROR dp+X INC dp+X DEC dp+X LDY dp+X STY dp+X
11010 1A TCALL 1 TCALL 3 TCALL 5 TCALL 7 TCALL 9 TCALL 11 TCALL 13 TCALL 15
11011 1B JMP !abs CALL !abs MUL DBNE Y DIV XMA {X} LDA {X}+ STA {X}+
11100 1C BIT !abs TEST !abs
11101 1D ADDW dp SUBW dp
11110 1E LDX #imm LDY #imm CMPX #imm CMPY #imm INC Y DEC Y XAY
11111 1F JMP [!abs] JMP [dp] CALL [dp] RETI
000
001
010
TCLR1 CMPW !abs dp CMPX !abs CMPY !abs XMA dp LDX !abs STX !abs LDYA dp INCW dp DECW dp STYA dp CBNE dp
011
100
TAY
101
TYA
110
DAA
111
XYX
NOP
iv
SEP. 2004
GMS800 Series
B.3 Instruction Set
Arithmetic / Logic Operation
No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
Mnemonic
ADC #imm ADC dp ADC dp + X ADC !abs ADC !abs + Y ADC [ dp + X ] ADC [ dp ] + Y ADC { X } AND #imm AND dp AND dp + X AND !abs AND !abs + Y AND [ dp + X ] AND [ dp ] + Y AND { X } ASL A ASL dp ASL dp + X ASL !abs CMP #imm CMP dp CMP dp + X CMP !abs CMP !abs + Y CMP [ dp + X ] CMP [ dp ] + Y CMP { X } CMPX #imm CMPX dp CMPX !abs CMPY #imm CMPY dp CMPY !abs COM dp DAA DAS DEC A DEC dp DEC dp + X DEC !abs DEC X DEC Y
Op Code
04 05 06 07 15 16 17 14 84 85 86 87 95 96 97 94 08 09 19 18 44 45 46 47 55 56 57 54 5E 6C 7C 7E 8C 9C 2C DF CF A8 A9 B9 B8 AF BE
Byte No
2 2 2 3 3 2 2 1 2 2 2 3 3 2 2 1 1 2 2 3 2 2 2 3 3 2 2 1 2 2 3 2 2 3 2 1 1 1 2 2 3 1 1
Cycle No
2 3 4 4 5 6 6 3 2 3 4 4 5 6 6 3 2 4 5 5 2 3 4 4 5 6 6 3 2 3 4 2 3 4 4 3 3 2 4 5 5 2 2 Arithmetic shift left
C
Operation
Add with carry. A(A)+(M)+C
Flag
NVGBHIZC
NV--H-ZC
Logical AND A (A)(M) N-----Z-
76543210
N-----ZC
"0"
Compare accumulator contents with memory contents (A) -(M)
N-----ZC
Compare X contents with memory contents (X)-(M) Compare Y contents with memory contents (Y)-(M) 1'S Complement : ( dp ) ~( dp ) Decimal adjust for addition Decimal adjust for subtraction Decrement M (M)-1 N-----ZC N-----ZN-----ZC N-----ZC N-----ZN-----ZN-----ZN-----ZN-----ZN-----ZN-----ZC
SEP. 2004
v
GMS800 Series
No.
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 DIV
Mnemonic
Op Code
9B A4 A5 A6 A7 B5 B6 B7 B4 88 89 99 98 8F 9E 48 49 59 58 5B 64 65 66 67 75 76 77 74 28 29 39 38 68 69 79 78 24 25 26 27 35 36 37 34 4C CE
Byte No
1 2 2 2 3 3 2 2 1 1 2 2 3 1 1 1 2 2 3 1 2 2 2 3 3 2 2 1 1 2 2 3 1 2 2 3 2 2 2 3 3 2 2 1 2 1
Cycle No
12 2 3 4 4 5 6 6 3 2 4 5 5 2 2 2 4 5 5 9 2 3 4 4 5 6 6 3 2 4 5 5 2 4 5 5 2 3 4 4 5 6 6 3 3 5 Subtract with Carry Logical shift right Increment M (M)+1 Exclusive OR A (A)(M)
Operation
Divide : YA / X Q: A, R: Y
Flag
NVGBHIZC NV--H-Z-
EOR #imm EOR dp EOR dp + X EOR !abs EOR !abs + Y EOR [ dp + X ] EOR [ dp ] + Y EOR { X } INC A INC dp INC dp + X INC !abs INC X INC Y LSR A LSR dp LSR dp + X LSR !abs MUL OR #imm OR dp OR dp + X OR !abs OR !abs + Y OR [ dp + X ] OR [ dp ] + Y OR { X } ROL A ROL dp ROL dp + X ROL !abs ROR A ROR dp ROR dp + X ROR !abs SBC #imm SBC dp SBC dp + X SBC !abs SBC !abs + Y SBC [ dp + X ] SBC [ dp ] + Y SBC { X } TST dp XCN
N-----Z-
N-----ZC N-----ZN-----ZN-----ZN-----ZN-----Z-
76543210 C "0"
N-----ZC
Multiply : YA Y x A Logical OR A (A)(M)
N-----Z-
N-----Z-
Rotate left through Carry
C 76543210
N-----ZC
Rotate right through Carry
76543210 C
N-----ZC
A ( A ) - ( M ) - ~( C ) NV--HZC
Test memory contents for negative or zero, ( dp ) - 00H Exchange nibbles within the accumulator A7~A4 A3~A0
N-----ZN-----Z-
vi
SEP. 2004
GMS800 Series
Register / Memory Operation
No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44
Mnemonic
LDA #imm LDA dp LDA dp + X LDA !abs LDA !abs + Y LDA [ dp + X ] LDA [ dp ] + Y LDA { X } LDA { X }+ LDM dp,#imm LDX #imm LDX dp LDX dp + Y LDX !abs LDY #imm LDY dp LDY dp + X LDY !abs STA dp STA dp + X STA !abs STA !abs + Y STA [ dp + X ] STA [ dp ] + Y STA { X } STA { X }+ STX dp STX dp + Y STX !abs STY dp STY dp + X STY !abs TAX TAY TSPX TXA TXSP TYA XAX XAY XMA dp XMA dp+X XMA {X} XYX
Op Code
C4 C5 C6 C7 D5 D6 D7 D4 DB E4 1E CC CD DC 3E C9 D9 D8 E5 E6 E7 F5 F6 F7 F4 FB EC ED FC E9 F9 F8 E8 9F AE C8 8E BF EE DE BC AD BB FE
Byte No
2 2 2 3 3 2 2 1 1 3 2 2 2 3 2 2 2 3 2 2 3 3 2 2 1 1 2 2 3 2 2 3 1 1 1 1 1 1 1 1 2 2 1 1
Cycle No
2 3 4 4 5 6 6 3 4 5 2 3 4 4 2 3 4 4 4 5 5 6 7 7 4 4 4 5 5 4 5 5 2 2 2 2 2 2 4 4 5 6 5 4 Load Y-register Y(M) Load accumulator A(M)
Operation
Flag
NVGBHIZC
N-----Z-
X- register auto-increment : A ( M ) , X X + 1 Load memory with immediate data : ( M ) imm Load X-register X (M) N-----Z--------
N-----Z-
Store accumulator contents in memory (M)A --------
X- register auto-increment : ( M ) A, X X + 1 Store X-register contents in memory (M) X Store Y-register contents in memory (M) Y Transfer accumulator contents to X-register : X A Transfer accumulator contents to Y-register : Y A Transfer stack-pointer contents to X-register : X sp Transfer X-register contents to accumulator: A X Transfer X-register contents to stack-pointer: sp X Transfer Y-register contents to accumulator: A Y Exchange X-register contents with accumulator :X A Exchange Y-register contents with accumulator :Y A Exchange memory contents with accumulator (M)A Exchange X-register contents with Y-register : X Y N-----Z--------------N-----ZN-----ZN-----ZN-----ZN-----ZN-----Z----------------------
SEP. 2004
vii
GMS800 Series
16-BIT operation
No.
1 2 3 4 5 6 7
Mnemonic
ADDW dp CMPW dp DECW dp INCW dp LDYA dp STYA dp SUBW dp
Op Code
1D 5D BD 9D 7D DD 3D
Byte No
2 2 2 2 2 2 2
Cycle No
5 4 6 6 5 5 5
Operation
16-Bits add without Carry YA ( YA ) + ( dp +1 ) ( dp ) Compare YA contents with memory pair contents : (YA) - (dp+1)(dp) Decrement memory pair ( dp+1)( dp) ( dp+1) ( dp) - 1 Increment memory pair ( dp+1) ( dp) ( dp+1) ( dp ) + 1 Load YA YA ( dp +1 ) ( dp ) Store YA ( dp +1 ) ( dp ) YA 16-Bits subtract without carry YA ( YA ) - ( dp +1) ( dp)
Flag
NVGBHIZC NV--H-ZC N-----ZC N-----ZN-----ZN-----Z-------NV--H-ZC
Bit Manipulation
No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
Mnemonic
AND1 M.bit AND1B M.bit BIT dp BIT !abs CLR1 dp.bit CLRA1 A.bit CLRC CLRG CLRV EOR1 M.bit EOR1B M.bit LDC M.bit LDCB M.bit NOT1 M.bit OR1 M.bit OR1B M.bit SET1 dp.bit SETA1 A.bit SETC SETG STC M.bit TCLR1 !abs TSET1 !abs
Op Code
8B 8B 0C 1C y1 2B 20 40 80 AB AB CB CB 4B 6B 6B x1 0B A0 C0 EB 5C 3C
Byte No
3 3 2 3 2 2 1 1 1 3 3 3 3 3 3 3 2 2 1 1 3 3 3
Cycle No
4 4 4 5 4 2 2 2 2 5 5 4 4 5 5 5 4 2 2 2 6 6 6
Operation
Bit AND C-flag : C ( C ) ( M .bit ) Bit AND C-flag and NOT : C ( C ) ~( M .bit ) Bit test A with memory : Z ( A ) ( M ) , N ( M 7 ) , V ( M6 ) Clear bit : ( M.bit ) "0" Clear A bit : ( A.bit ) "0" Clear C-flag : C "0" Clear G-flag : G "0" Clear V-flag : V "0" Bit exclusive-OR C-flag : C ( C ) ( M .bit ) Bit exclusive-OR C-flag and NOT : C ( C ) ~(M .bit) Load C-flag : C ( M .bit ) Load C-flag with NOT : C ~( M .bit ) Bit complement : ( M .bit ) ~( M .bit ) Bit OR C-flag : C ( C ) ( M .bit ) Bit OR C-flag and NOT : C ( C ) ~( M .bit ) Set bit : ( M.bit ) "1" Set A bit : ( A.bit ) "1" Set C-flag : C "1" Set G-flag : G "1" Store C-flag : ( M .bit ) C Test and clear bits with A : A - ( M ) , ( M ) ( M ) ~( A ) Test and set bits with A : A-(M), (M) (M)(A)
Flag
NVGBHIZC -------C -------C MM----Z---------------------0 --0-----0--0---------C -------C -------C -------C --------------C -------C ---------------------1 --1-----------N-----ZN-----Z-
viii
SEP. 2004
GMS800 Series
Branch / Jump Operation
No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
Mnemonic
BBC A.bit,rel BBC dp.bit,rel BBS A.bit,rel BBS dp.bit,rel BCC rel BCS rel BEQ rel BMI rel BNE rel BPL rel BRA rel BVC rel BVS rel CALL !abs CALL [dp] CBNE dp,rel CBNE dp+X,rel DBNE dp,rel DBNE Y,rel JMP !abs JMP [!abs] JMP [dp] PCALL upage
Op Code
y2 y3 x2 x3 50 D0 F0 90 70 10 2F 30 B0 3B 5F FD 8D AC 7B 1B 1F 3F 4F
Byte No
2 3 2 3 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 3 3 2 2
Cycle No
4/6 5/7 4/6 5/7 2/4 2/4 2/4 2/4 2/4 2/4 4 2/4 2/4 8 8 5/7 6/8 5/7 4/6 3 5 4 6 Branch if bit clear :
Operation
if ( bit ) = 0 , then pc ( pc ) + rel Branch if bit set : if ( bit ) = 1 , then pc ( pc ) + rel Branch if carry bit clear if ( C ) = 0 , then pc ( pc ) + rel Branch if carry bit set if ( C ) = 1 , then pc ( pc ) + rel Branch if equal if ( Z ) = 1 , then pc ( pc ) + rel Branch if minus if ( N ) = 1 , then pc ( pc ) + rel Branch if not equal if ( Z ) = 0 , then pc ( pc ) + rel Branch if minus if ( N ) = 0 , then pc ( pc ) + rel Branch always pc ( pc ) + rel Branch if overflow bit clear if (V) = 0 , then pc ( pc) + rel Branch if overflow bit set if (V) = 1 , then pc ( pc ) + rel Subroutine call M( sp)( pcH ), spsp - 1, M(sp) (pcL), sp sp - 1, if !abs, pc abs ; if [dp], pcL ( dp ), pcH ( dp+1 ) . Compare and branch if not equal : if ( A ) ( M ) , then pc ( pc ) + rel. Decrement and branch if not equal : if ( M ) 0 , then pc ( pc ) + rel. Unconditional jump pc jump address U-page call M(sp) ( pcH ), sp sp - 1, M(sp) ( pcL ), sp sp - 1, pcL ( upage ), pcH "0FFH" . Table call : (sp) ( pcH ), sp sp - 1, M(sp) ( pcL ),sp sp - 1, pcL (Table vector L), pcH (Table vector H)
Flag
NVGBHIZC ---------------
----------------------------------------------------------------
----------------------
--------
--------
24
TCALL n
nA
1
8
--------
SEP. 2004
ix
GMS800 Series
Control Operation & Etc.
No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Mnemonic
BRK DI EI NOP POP A POP X POP Y POP PSW PUSH A PUSH X PUSH Y PUSH PSW RET RETI STOP
Op Code
0F 60 E0 FF 0D 2D 4D 6D 0E 2E 4E 6E 6F 7F EF
Byte No
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Cycle No
8 3 3 2 4 4 4 4 4 4 4 4 5 6 3
Operation
Software interrupt : B "1", M(sp) (pcH), sp sp-1, M(s) (pcL), sp sp - 1, M(sp) (PSW), sp sp -1, pcL ( 0FFDEH ) , pcH ( 0FFDFH) . Disable all interrupts : I "0" Enable all interrupt : I "1" No operation sp sp + 1, A M( sp ) sp sp + 1, X M( sp ) sp sp + 1, Y M( sp ) sp sp + 1, PSW M( sp ) M( sp ) A , sp sp - 1 M( sp ) X , sp sp - 1 M( sp ) Y , sp sp - 1 M( sp ) PSW , sp sp - 1 Return from subroutine sp sp +1, pcL M( sp ), sp sp +1, pcH M( sp ) Return from interrupt sp sp +1, PSW M( sp ), sp sp + 1, pcL M( sp ), sp sp + 1, pcH M( sp ) Stop mode ( halt CPU, stop oscillator )
Flag
NVGBHIZC ---1-0------0------1---------------restored --------
-------restored --------
x
SEP. 2004
C. MASK ORDER SHEET
MASK ORDER & VERIFICATION SHEET
HMS81C20XXA-HK
1. Customer Information
Company Name Application Order Date Tel: E-mail address: Name & Signature:
YYYY MM DD
Customer should write inside thick line box.
2. Device Information
Package 64SDIP Internet File Name Mask Data ROM Size (bytes) Check Sum (
(20K) B000H (12K) D000H Set "00H" in blanked area FFFFH .OTP file
64MQFP Hitel ( 12K )
64LQFP Chollian ) .OTP 20K
Fax:
(Please check mark into
)
3. Marking Specification
12 or 20
Customer's logo
HMS81C20XXA-HK YYWW KOREA HMS81C20XXA-HK YYWW KOREA
Customer logo is not required. If the customer logo must be used in the special mark, please submit a clean original of the logo. Customer's part number
4. Delivery Schedule
Date Customer sample Risk order
YYYY MM DD
Quantity pcs pcs
MagnaChip Confirmation
YYYY
MM
DD
5. ROM Code Verification
Please confirm out verification data. Verification date: Check sum: Tel: E-mail address: Name & Signature: Fax:
YYYY MM DD
Approval date:
YYYY
MM
DD
I agree with your verification data and confirm you to make mask set. Tel: E-mail address: Name & Signature: Fax:
HMS81C20XXA MASK OPTION LIST
Customer should write inside thick line box.
1. RA/Vdisp
RA without pull-down resistor Vdisp (Please check mark into )
2. CONFIG OPTION Check X
7 6 R7X
X
5
X
4
X
3 2
CONFIG Default Value : X000X0X0
1 0 RCO ADDRESS: 703FH INITIAL VALUE: -000 -0-0B External RC OSC Selection 0: Crystal or Resonator Oscillator 1: External RC Oscillator
CONFIG
PFS1 PFS0
R74, R75 Selection 0 : Sub Clock 1 : R74, R75 PFD Level Selection 00: PFD = 2.7V 01: PFD = 2.7V 10: PFD = 3.0V 11: PFD = 2.4V
3. H/V Port OPTION Check (Pull-down Option Check )
Port R00/INT0 R01/INT1 R02/EC0 R03/BUZO R04 R05 R06 R07 Option ON OFF Port R10 R11 R12 R13 R14 R15 R16 R17 Option ON OFF Port R20 R21 R22 R23 R24 R25 R26 R27 Option ON OFF Port R30 R31 R32 R33 R34 R35 ON : with pull-down resistor OFF : without pull-down resistor Option ON OFF
4. Normal Port OPTION Check ( Pull-up Option Check )
Port R40/T0O R41 R42 R43 Option ON OFF Port R50 R51 R52 R53/SCLK R54/SIN R55/SOUT R56/PWM R57 Option ON OFF Port R60/AN0 R61/AN1 R62/AN2 R63/AN3 R64/AN4 R65/AN5 R66/AN6 R67/AN7 Option ON OFF Port R70/AN8 R71/AN9 R72/AN10 R73/AN11 ON : with pull-up resistor OFF : without pull-up resistor Option ON OFF

▲Up To Search▲

Price & Availability of HMS81C2012A

	To Download HMS81C2012A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .